K4S560832D - 256Mbit SDRAM 8M x 8bit x 4 Banks Synchronous DRAM LVTTL
Samsung Semiconductor
General Description
The K4S560832D is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 8,392,608 words by 8bits, fabricated with SAMSUNG's high performance CMOS technology.
Key Features
JEDEC standard 3.3V power supply.
LVTTL compatible with multiplexed address.
Four banks operation.
MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave).
All inputs are sampled at the positive going edge of the system clock.
Full PDF Text Transcription for K4S560832D (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
K4S560832D. For precise diagrams, and layout, please refer to the original PDF.
K4S560832D CMOS SDRAM 256Mbit SDRAM 8M x 8bit x 4 Banks Synchronous DRAM LVTTL Revision 1.1 May. 2003 * Samsung Electronics reserves the right to change products or speci...
View more extracted text
3 * Samsung Electronics reserves the right to change products or specification without notice. Rev. 1.1 May. 2003 K4S560832D Revision History Revision 0.0 (Jan. , 2002) - First release CMOS SDRAM Revision 0.1(May., 2003) - ICC6 of Low power is changed from 1.0 to 1.5 due to typo. Rev. 1.1 May. 2003 K4S560832D 8M x 8Bit x 4 Banks Synchronous DRAM FEATURES • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Four banks operation • MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave) • All inputs are sampled at t