Datasheet4U Logo Datasheet4U.com

K4S560832A - 256Mbit SDRAM 8M x 8bit x 4 Banks Synchronous DRAM LVTTL

Download the K4S560832A datasheet PDF. This datasheet also covers the K4S variant, as both devices belong to the same 256mbit sdram 8m x 8bit x 4 banks synchronous dram lvttl family and are provided as variant models within a single manufacturer datasheet.

General Description

The K4S560832A is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 8,392,608 words by 8 bits, fabricated with SAMSUNG's high performance CMOS technology.

Key Features

  • JEDEC standard 3.3V power supply.
  • LVTTL compatible with multiplexed address.
  • Four banks operation.
  • MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave).
  • All inputs are sampled at the positive going edge of the system clock.
  • Burst read single-bit write operation.
  • DQM for masking.
  • Auto & self refresh.
  • 64ms refresh period (8K Cycle.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (K4S-560832.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription for K4S560832A (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for K4S560832A. For precise diagrams, and layout, please refer to the original PDF.

K4S560832A CMOS SDRAM 256Mbit SDRAM 8M x 8bit x 4 Banks Synchronous DRAM LVTTL Revision 0.0 Sep. 1999 * Samsung Electronics reserves the right to change products or speci...

View more extracted text
9 * Samsung Electronics reserves the right to change products or specification without notice. Rev. 0.0 Sep. 1999 K4S560832A 8M x 8Bit x 4 Banks Synchronous DRAM FEATURES • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Four banks operation • MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave) • All inputs are sampled at the positive going edge of the system clock.