Datasheet4U Logo Datasheet4U.com

K4S281632C-TC1H - 128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL

General Description

The K4S281632C is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits, fabricated with SAMSUNG′s high performance CMOS technology.

Key Features

  • JEDEC standard 3.3V power supply.
  • LVTTL compatible with multiplexed address.
  • Four banks operation.
  • MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave).
  • All inputs are sampled at the positive going edge of the system clock.
  • Burst read single-bit write operation.
  • DQM for masking.
  • Auto & self refresh.
  • 64ms refresh period (4K cycle.

📥 Download Datasheet

Full PDF Text Transcription for K4S281632C-TC1H (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for K4S281632C-TC1H. For precise diagrams, and layout, please refer to the original PDF.

K4S281632C CMOS SDRAM 128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL Revision 0.0 Mar. 2000 * Samsung Electronics reserves the right to change products or spec...

View more extracted text
00 * Samsung Electronics reserves the right to change products or specification without notice. Rev. 0.0 Mar. 2000 K4S281632C Revision History Revision 0.0 (March 21, 2000) • Changed tOH of K4S280432C-TC75/TL75 from 2.7ns to 3.0ns. • Deleted -10 and -80 speed specification. CMOS SDRAM Rev. 0.0 Mar. 2000 K4S281632C 2M x 16Bit x 4 Banks Synchronous DRAM FEATURES • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Four banks operation • MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave) • All inputs are sample