Datasheet4U Logo Datasheet4U.com

STM32H573II - 32-bit MCU+FPU

This page provides the datasheet information for the STM32H573II, a member of the STM32H573AI 32-bit MCU+FPU family.

Description

.

.

.

19 3.1 Arm Cortex-M33 core with TrustZone and FPU 19 3.2 ART Accelerator (IC

Features

  • Includes ST state-of-the-art patented technology Core.
  • Arm® Cortex®-M33 CPU with TrustZone®, FPU, frequency up to 250 MHz, MPU, 375 DMIPS (Dhrystone 2.1) LQFP64 (10 x 10 mm) LQFP100 14 x 14 mm) LQFP144 (20 x 20 mm) LQFP176 (24 x 24 mm) VFQFPN68 (8 x 8 mm) UFBGA ART Accelerator.
  • 8-Kbyte instruction cache allowing 0-wait-state execution from flash and external memories.
  • 4-Kbyte data cache for external memories Benchmarks.
  • 1.5 DMIPS/MHz (Drystone 2.1).

📥 Download Datasheet

Datasheet preview – STM32H573II

📁 Similar Datasheet

  • STM32F103ZE - ARM-CM3 Board User Manual (EMBEST)
  • STM301N - N-Channel MOSFET (SamHop Microelectronics)
  • STM-1116 - 800 - 1000 MHz High Linearity Active Transmit Mixer (ETC)
  • STM-2016 - 1800 - 2200 MHz High Linearity Silicon Germanium Active Transmit Mixer (Stanford Microdevices)
  • STM-3116 - High Linearity Active Transmit Mixer (Sirenza Microdevices)
  • STM-S3 - STRATUM 3 SIMPLIFIED CONTROL TIMING MODULES (Connor-Winfield)
  • STM-S3E - Stratum 3E Timing Module (Connor-Winfield)
  • STM025QVT-001 - LCD Module (Space Display)
  • STM1001 - Reset Circuit (ST Microelectronics)
  • STM101N - N-Channel MOSFET (SamHop Microelectronics)
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
STM32H573xx Arm® Cortex®-M33 32-bit MCU + TrustZone® + FPU, 375 DMIPS, 250 MHz, 2-Mbyte flash memory, 640-Kbyte RAM, cryptography Datasheet - production data Features Includes ST state-of-the-art patented technology Core • Arm® Cortex®-M33 CPU with TrustZone®, FPU, frequency up to 250 MHz, MPU, 375 DMIPS (Dhrystone 2.1) LQFP64 (10 x 10 mm) LQFP100 14 x 14 mm) LQFP144 (20 x 20 mm) LQFP176 (24 x 24 mm) VFQFPN68 (8 x 8 mm) UFBGA ART Accelerator • 8-Kbyte instruction cache allowing 0-wait-state execution from flash and external memories • 4-Kbyte data cache for external memories Benchmarks • 1.5 DMIPS/MHz (Drystone 2.1) • 1023 CoreMark® (4.
Published: |