Datasheet4U Logo Datasheet4U.com

STB80NF12 - N-CHANNEL POWER MOSFET

Datasheet Summary

Description

INTERNAL SCHEMATIC DIAGRAM This MOSFET series realized with STMicroelectronics unique STripFET process has specifically been designed to minimize input capacitance and gate charge.

📥 Download Datasheet

Datasheet preview – STB80NF12

Datasheet Details

Part number STB80NF12
Manufacturer STMicroelectronics
File Size 443.57 KB
Description N-CHANNEL POWER MOSFET
Datasheet download datasheet STB80NF12 Datasheet
Additional preview pages of the STB80NF12 datasheet.

📁 Similar Datasheet

  • STB80NF55-06-1 - N-CHANNEL POWER MOSFET (STMicroelectronics)
  • STB80NF55-06T - N-CHANNEL POWER MOSFET (STMicroelectronics)
  • STB80NF55-06T4 - N-CHANNEL POWER MOSFET (STMicroelectronics)
  • STB80NF55-08AG - N-CHANNEL POWER MOSFET (STMicroelectronics)
  • STB80NF55-08T4 - N-CHANNEL POWER MOSFET (STMicroelectronics)
  • STB80N4F6AG - N-channel Power MOSFET (STMicroelectronics)
  • STB80B170 - Thyristor Surge Suppresser (SEMIWILL)
  • STB80L60 - N-Channel Logic Level Enhancement Mode Field Effect Transistor (SamHop)
  • STB80PF55 - P-channel Power MOSFET (STMicroelectronics)
  • STB8100 - SCHOTTKY RECTIFIER (SMC Diode)
Other Datasheets by ST Microelectronics

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com STB80NF12 STW80NF12 STP80NF12 STP80NF12FP N-CHANNEL 120V-0.013Ω-80A TO-220/TO-247/TO-220FP/D²PAK STripFET™ II POWER MOSFET TYPE STB80NF12 STP80NF12 STP80NF12FP STW80NF12 s s s s VDSS 120 V 120 V 120 V 120 V RDS(on) <0.018 <0.018 <0.018 <0.018 Ω Ω Ω Ω 80 80 80 80 ID A(*) A(*) A(*) A(*) TO-220 TO-220FP 3 1 2 1 2 3 s TYPICAL RDS(on) = 0.013Ω EXCEPTIONAL dv/dt CAPABILITY 100% AVALANCHE TESTED APPLICATION ORIENTED CHARACTERIZATION SURFACE-MOUNTING D²PAK (TO-263) POWER PACKAGE IN TUBE (NO SUFFIX) OR IN TAPE & REEL (SUFFIX “T4”) TO-247 D²PAK TO-263 (Suffix “T4”) 3 1 DESCRIPTION INTERNAL SCHEMATIC DIAGRAM This MOSFET series realized with STMicroelectronics unique STripFET process has specifically been designed to minimize input capacitance and gate charge.
Published: |