Datasheet4U Logo Datasheet4U.com

ICS9FG1201H - Frequency Gearing Clock

Description

The ICS9FG1201H follows the Intel DB1200G Rev 1.0 Differential Buffer Specification.

This buffer provides 12 output clocks for CPU Host Bus, PCI-Express, or Fully Buffered DIMM applications.

The outputs are configured with two groups.

Features

  • Benefits.
  • Drives 2 channels of 4 FBDIMMs (total of 8 FBDIMMs).
  • Power up default is all outputs in 1:1 mode.
  • DIF_(9:0) can be “gear-shifted” from the input CPU Host Clock.
  • DIF_(11:10) can be “gear-shifted” from the input CPU Host Clock.
  • Spread spectrum compatible.
  • Supports output clock frequencies up to 400 MHz.
  • 8 Selectable SMBus addresses.
  • SMBus address determines PLL or Bypass mode Functional Block Diagram OE# OE(9:0)#.

📥 Download Datasheet

Datasheet preview – ICS9FG1201H

Datasheet Details

Part number ICS9FG1201H
Manufacturer Renesas
File Size 356.89 KB
Description Frequency Gearing Clock
Datasheet download datasheet ICS9FG1201H Datasheet
Additional preview pages of the ICS9FG1201H datasheet.

📁 Similar Datasheet

  • ICS9FG1201H - Frequency Generator (IDT)
  • ICS9FG1200D-1 - Frequency Gearing Clock (IDT)
  • ICS9FG104 - Programmable FTG for Differential P4TM CPU (Integrated Circuit Systems)
  • ICS9FG104 - Frequency Generator (Integrated Device Technology)
  • ICS9FG104D - Frequency Generator (IDT)
  • ICS9FG107 - Programmable FTG (IDT)
  • ICS9FG107 - Programmable FTG for Differential CPU (Integrated Circuit Systems)
  • ICS9FG108 - Frequency Generator (IDT)
  • ICS9FG108 - Programmable FTG for Differential P4 CPU (Integrated Circuit Systems)
  • ICS9FG108D - Frequency Generator (IDT)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
DATASHEET Frequency Gearing Clock for CPU, PCIe Gen1, Gen2, & FBD ICS9FG1201H Description The ICS9FG1201H follows the Intel DB1200G Rev 1.0 Differential Buffer Specification. This buffer provides 12 output clocks for CPU Host Bus, PCI-Express, or Fully Buffered DIMM applications. The outputs are configured with two groups. Both groups (DIF 9:0) and (DIF 11:10) can be equal to or have a gear ratio to the input clock. A differential CPU clock from a CK410B or CK410B+ main clock generator, such as the ICS932S421, drives the ICS9FG1201.
Published: |