Datasheet4U Logo Datasheet4U.com

9FGS9093 - Clock Generator

Description

2.

.

Features

  • 3.3V power supply; easy power supply hookup.
  • OE[B:A] pins allow different power states.
  • 85Ω output impedance; eliminates up to 16 resistors and eases board routing.
  • Configuration selected via strapping pins or I2C; I2C interface not required for device control.
  • 350mW power consumption at 3.3V; reduces thermal concerns.
  • I2C address is 0b1101011x, where x is the write/read bit.
  • 4 × 4 mm 24-VFQFPN; minimal board space Output Features.
  • Four Low-Power HCSL (LP.

📥 Download Datasheet

Datasheet preview – 9FGS9093

Datasheet Details

Part number 9FGS9093
Manufacturer Renesas
File Size 615.56 KB
Description Clock Generator
Datasheet download datasheet 9FGS9093 Datasheet
Additional preview pages of the 9FGS9093 datasheet.

📁 Similar Datasheet

  • 9FG1901H - Frequency Generator (IDT)
  • 9FG430 - Four Output Differential Frequency Generator (IDT)
  • 9FG830 - Eight Output Differential Frequency Generator (IDT)
  • 9FGL02 - 2-output 3.3V PCIe Clock Generator (IDT)
  • 9FGL0241 - 2-Output 3.3V PCIe Clock Generator (IDT)
  • 9FGL0251 - 2-Output 3.3V PCIe Clock Generator (IDT)
  • 9FGL04 - 4-output 3.3V PCIe Clock Generator (IDT)
  • 9FGL0441 - 4-Output 3.3V PCIe Clock Generator (IDT)
  • 9FGL0451 - 4-Output 3.3V PCIe Clock Generator (IDT)
  • 9FGL06 - 6-output 3.3V PCIe Clock Generator (IDT)
Other Datasheets by Renesas
  • 9FG430 - Differential Frequency Generator
  • 9FGL0241 - 3.3V PCIe Gen1-5 Clock Generator
  • 9FGL0241D - 3.3V PCIe Gen1-6 Clock Generator
  • 9FGL0251 - 3.3V PCIe Gen1-5 Clock Generator
  • 9FGL0251D - 3.3V PCIe Gen1-6 Clock Generator
  • 9FGL0441 - 3.3V PCIe Gen1-5 Clock Generator
  • 9FGL0441D - 3.3V PCIe Gen1-6 Clock Generator
  • 9FGL0451 - 3.3V PCIe Gen1-5 Clock Generator

Full PDF Text Transcription

Click to expand full text
9FGS9093 Clock Generator for P9 Systems Datasheet The 9FGS9093 is a simple, cost-effective, very highperformance clock generator supporting P9 and Open Power systems. It provides four low-jitter, 133 1/3MHz LP-HCSL outputs with or without spread spectrum. Applications ▪ 1, 2, 3, and 4 socket P9 and Open Power systems Key Specifications ▪ DIF cycle-to-cycle jitter < 50ps ▪ DIF output-to-output skew < 100ps ▪ OUT[3:0] phase jitter: 313ps rms (12kHz–20MHz) with SSC off ▪ OUT[3:0] phase jitter is PCIe Gen1–3 with SSC on/off ▪ REF phase jitter: 190fs rms Block Diagram XIN/CLKIN 33 1/3MHz XO vSEL_I2C# Control ^SEL0/SCL ^SEL1/SDA PLL ^OEA ^OEB Features ▪ 3.
Published: |