Datasheet4U Logo Datasheet4U.com

8V79S683 - JESD204B/C Compliant Fanout Buffer and Divider

Description

The 8V79S683 is a fully integrated, clock and SYSREF signal fanout buffer for JESD204B/C applications.

It is designed as a high-performance clock and converter synchronization solution for wireless base station radio equipment boards with JESD204B/C subclass 0, 1, and 2 compliance.

Features

  • Distribution, fanout, phase-delay of clock and SYSREF signals.
  • Very low output noise floor: -158.8dBc/Hz noise floor (245.76MHz).
  • Supports clock frequencies up to 3GHz, including clock output frequencies of 983.04MHz, 491.52MHz, 245.76MHz, and 122.88MHz.
  • Four output channels with a total of 16 differential outputs.
  • Each channel contains frequency dividers and clock phase delay circuits.
  • Phase alignment mode across multiple buffers with any frequency divider setting.

📥 Download Datasheet

Datasheet preview – 8V79S683

Datasheet Details

Part number 8V79S683
Manufacturer Renesas
File Size 1.90 MB
Description JESD204B/C Compliant Fanout Buffer and Divider
Datasheet download datasheet 8V79S683 Datasheet
Additional preview pages of the 8V79S683 datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
JESD204B/C Compliant Fanout Buffer and Divider 8V79S683 Datasheet Description The 8V79S683 is a fully integrated, clock and SYSREF signal fanout buffer for JESD204B/C applications. It is designed as a high-performance clock and converter synchronization solution for wireless base station radio equipment boards with JESD204B/C subclass 0, 1, and 2 compliance. The main function of the device is the distribution and fanout of high-frequency clocks and low-frequency system reference signals generated by a JESB204B clock generator such as the IDT 8V19N490, extending its fanout capabilities and providing additional phase-delay. The 8V79S683 is optimized to deliver very low phase noise clocks and precise, phase-adjustable SYSREF synchronization signals.
Published: |