Datasheet4U Logo Datasheet4U.com

8V79S680 - JESD204B Compliant Fanout Buffer/Divider

Description

The 8V79S680 is a fully integrated, clock and SYSREF signal fanout buffer for JESD204B applications.

It is designed as a high-performance clock and converter synchronization solution for wireless base station radio equipment boards with JESD204B subclass 0, 1 and 2 compliance.

📥 Download Datasheet

Datasheet preview – 8V79S680

Datasheet Details

Part number 8V79S680
Manufacturer IDT
File Size 720.76 KB
Description JESD204B Compliant Fanout Buffer/Divider
Datasheet download datasheet 8V79S680 Datasheet
Additional preview pages of the 8V79S680 datasheet.

📁 Similar Datasheet

  • 8V79S680 - JESD204B Compliant Fanout Buffer/Divider (Renesas)
  • 8V79S683 - JESD204B/C Compliant Fanout Buffer and Divider (Renesas)
Other Datasheets by IDT
  • 8V79S674 - LVPECL Clock Divider and Fanout Buffer
  • 8V74S4622 - Clock Fanout Buffer/Frequency Divider

Full PDF Text Transcription

Click to expand full text
JESD204B Compliant Fanout Buffer and Divider 8V79S680 Datasheet Description The 8V79S680 is a fully integrated, clock and SYSREF signal fanout buffer for JESD204B applications. It is designed as a high-performance clock and converter synchronization solution for wireless base station radio equipment boards with JESD204B subclass 0, 1 and 2 compliance. The main function of the device is the distribution and fanout of high-frequency clocks and low-frequency system reference signals generated by a JESB204B clock generator such as the IDT 8V19N480, extending its fanout capabilities and providing additional phase-delay.
Published: |