Datasheet4U Logo Datasheet4U.com

8745BI-21 - 1:1 Differential-to-LVDS Zero Delay Clock Generator

Datasheet Summary

Features

  • The 8745BI-21 is a highly versatile 1:1 LVDS Clock Generator. The 8745BI-21 has a fully integrated PLL and can be configured as a zero delay buffer, multiplier or divider, and has an output frequency range of 31.25MHz to 700MHz. The Reference Divider, Feedback Divider and Output Divider are each programmable, thereby allowing for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The external feedback allows the device to achieve “zero delay” between the input cl.

📥 Download Datasheet

Datasheet preview – 8745BI-21

Datasheet Details

Part number 8745BI-21
Manufacturer Renesas
File Size 585.84 KB
Description 1:1 Differential-to-LVDS Zero Delay Clock Generator
Datasheet download datasheet 8745BI-21 Datasheet
Additional preview pages of the 8745BI-21 datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
1:1 Differential-to-LVDS Zero Delay Clock Generator 8745BI-21 Datasheet General Description Features The 8745BI-21 is a highly versatile 1:1 LVDS Clock Generator. The 8745BI-21 has a fully integrated PLL and can be configured as a zero delay buffer, multiplier or divider, and has an output frequency range of 31.25MHz to 700MHz. The Reference Divider, Feedback Divider and Output Divider are each programmable, thereby allowing for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The external feedback allows the device to achieve “zero delay” between the input clock and the output clock. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes.
Published: |