Datasheet4U Logo Datasheet4U.com

8741004I - Differential-to-LVDS/0.7V Differential Jitter Attenuator

Description

The 8741004I is a high performance Differential-to-LVDS/0.7V Differential Jitter Attenuator designed for use in PCI Express™ systems.

Features

  • Two LVDS and two 0.7V differential output pairs Bank A has two LVDS output pairs and Bank B has two 0.7V differential output pairs.
  • One differential clock input pair.
  • CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL.
  • Output frequency range: 98MHz - 160MHz.
  • Input frequency range: 98MHz - 128MHz.
  • VCO range: 490MHz - 640MHz.
  • Cycle-to-cycle jitter: 35ps (maximum).
  • Full 3.3V ope.

📥 Download Datasheet

Datasheet preview – 8741004I

Datasheet Details

Part number 8741004I
Manufacturer Renesas
File Size 600.09 KB
Description Differential-to-LVDS/0.7V Differential Jitter Attenuator
Datasheet download datasheet 8741004I Datasheet
Additional preview pages of the 8741004I datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
Differential-to-LVDS/0.7V Differential PCI Express™ Jitter Attenuator 8741004I Data Sheet General Description The 8741004I is a high performance Differential-to-LVDS/0.7V Differential Jitter Attenuator designed for use in PCI Express™ systems. In some PCI Express systems, such as those found in desktop PCs, the PCI Express clocks are generated from a low bandwidth, high phase noise PLL frequency synthesizer. In these systems, a jitter attenuator may be required to attenuate high frequency random and deterministic jitter components from the PLL synthesizer and from the system board. The 8741004I has 3 PLL bandwidth modes: 200kHz, 600kHz and 2MHz.
Published: |