Datasheet4U Logo Datasheet4U.com

813N2532 - Jitter Attenuator & FemtoClock NG Multiplier

Datasheet Summary

Description

The 813N2532 device uses IDT's fourth generation FemtoClock® NG technology for optimal high clock frequency and low phase noise performance, combined with a low power consumption and high power supply noise rejection.

Features

  • Fourth generation FemtoClock® NG technology.
  • Two LVPECL output pairs.
  • Output frequencies: 19.44MHz, 25MHz, 125MHz, 155.52MHz and 156.25MHz.
  • Two differential inputs support the following input types: LVPECL, LVDS, LVHSTL, HCSL.
  • Accepts input frequencies from 8kHz to 38.88MHz including 8kHz, 19.44MHz, 25MHz and 38.88MHz.
  • Crystal interface optimized for a 27MHz, 10pF parallel resonant crystal.
  • Attenuates the phase jitter of the input c.

📥 Download Datasheet

Datasheet preview – 813N2532

Datasheet Details

Part number 813N2532
Manufacturer Renesas
File Size 880.47 KB
Description Jitter Attenuator & FemtoClock NG Multiplier
Datasheet download datasheet 813N2532 Datasheet
Additional preview pages of the 813N2532 datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
Jitter Attenuator and FemtoClock® NG Multiplier 813N2532 Datasheet Description The 813N2532 device uses IDT's fourth generation FemtoClock® NG technology for optimal high clock frequency and low phase noise performance, combined with a low power consumption and high power supply noise rejection. The 813N2532 is a PLL based synchronous multiplier that is optimized for PDH or SONET to Ethernet clock jitter attenuation and frequency translation. The 813N2532 is a fully integrated Phase Locked loop utilizing a FemtoClock NG Digital VCXO that provides the low jitter, high frequency SONET/PDH output clock that easily meets OC-48 jitter requirements. This VCXO technology simplifies PLL design by replacing the pullable crystal requirement of analog VCXOs with a fixed 27MHz generator crystal.
Published: |