Datasheet4U Logo Datasheet4U.com

813N252I-09 - VCXO Jitter Attenuator & Synchronous Multiplier

Datasheet Summary

Description

The 813N252I-09 is a PLL based synchronous multiplier that is optimized for PDH or SONET to Ethernet clock jitter attenuation and frequency translation.

The device contains two internal frequency multiplication stages that are cascaded in series.

Features

  • Two LVPECL output pairs Each output supports independent frequency selection at 25MHz, 125MHz, 156.25MHz and 312.5MHz.
  • Two differential inputs support the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL.
  • Accepts input frequencies from 8kHz to 155.52MHz including 8kHz, 1.544MHz, 2.048MHz, 19.44MHz, 25MHz, 77.76MHz, 125MHz and 155.52MHz.
  • Attenuates the phase jitter of the input clock by using a low-cost pullable fundamental mode VCXO crystal.
  • V.

📥 Download Datasheet

Datasheet preview – 813N252I-09

Datasheet Details

Part number 813N252I-09
Manufacturer Renesas
File Size 863.00 KB
Description VCXO Jitter Attenuator & Synchronous Multiplier
Datasheet download datasheet 813N252I-09 Datasheet
Additional preview pages of the 813N252I-09 datasheet.

📁 Similar Datasheet

  • 813N252I-09 - VCXO Jitter Attenuator & FemtoClock Multiplier (IDT)
  • 813N252DI-02 - Jitter Attenuator & FemtoClock NG Multiplier (IDT)
  • 813-SL60.0M-11 - IF SAW Filter (Oscilent Corporation)
  • 813-SL60.0M-21 - IF SAW Filter (Oscilent Corporation)
  • 8135 - Power Reset IC (Unisonic Technologies)
  • 8136 - Multi-Turn Precision Potentiometer (TT)
Other Datasheets by Renesas
  • 813N252DI-02 - Jitter Attenuator & FemtoClock Multiplier
  • 813N2532 - Jitter Attenuator & FemtoClock NG Multiplier

Full PDF Text Transcription

Click to expand full text
VFeCmXOtoCJiltotcekr®AMttuelntuipaltioerr & 813N252I-09 Datasheet General Description The 813N252I-09 is a PLL based synchronous multiplier that is optimized for PDH or SONET to Ethernet clock jitter attenuation and frequency translation. The device contains two internal frequency multiplication stages that are cascaded in series. The first stage is a VCXO PLL that is optimized to provide reference clock jitter attenuation. The second stage is a FemtoClock™frequency multiplier that provides the low jitter, high frequency Ethernet output clock that easily meets Gigabit and 10 Gigabit Ethernet jitter requirements. Pre-divider and output divider multiplication ratios are selected using device selection control pins.
Published: |