6V49R904-167 - Clock Generator

Description

The 6V49R904-167 is a programmable clock generator with fixed ROM code intended for high-performance automotive applications.

There are four internal PLLs, each individually programmed, allowing for four unique non-integer-related frequencies.

Features

Factory programmed with “6V49R904-167” programming code.
Nine programmable outputs.
Four internal PLLs.
Two of the PLLs support spread spectrum generation capability.
Four independently controlled VDDO (1.8V.
3.3V).
I/O Standards:.
Outputs: 3.3V LVTTL / LVCMOS.
Inputs: 3.3V LVTTL / LVCMOS.
Redundant clock inputs with auto and manual switchover options.
Individual output enable/disable.
Power-down mode.
3.3V core VDD.

Renesas

📥 Download Datasheet

Datasheet Details

Part number	6V49R904-167
Manufacturer	Renesas
File Size	575.94 KB
Description	Clock Generator
Datasheet	6V49R904-167 Datasheet
Additional preview pages of the 6V49R904-167 datasheet.

📁 Similar Datasheet

6V49205B - Freescale P10XX and P20XX System Clock (IDT)

Other Datasheets by Renesas

6V49205B - System Clock

Full PDF Text Transcription

Click to expand full text

Clock Generator 6V49R904-167 Datasheet Description The 6V49R904-167 is a programmable clock generator with fixed ROM code intended for high-performance automotive applications. There are four internal PLLs, each individually programmed, allowing for four unique non-integer-related frequencies. The frequencies are generated from a single reference clock. Typical Applications ▪ Automotive applications Block Diagram XIN/REF XOUT CLKIN CLKSEL SD/OE SEL[2:0] Control Logic PLL0 (SS) PLL1 PLL2 PLL3 (SS) Features ▪ Factory programmed with “6V49R904-167” programming code ▪ Nine programmable outputs ▪ Four internal PLLs ▪ Two of the PLLs support spread spectrum generation capability ▪ Four independently controlled VDDO (1.8V–3.3V) ▪ I/O Standards: • Outputs: 3.3V LVTTL / LVCMOS • Inputs: 3.

Published: Aug 13, 2023 |