Datasheet4U Logo Datasheet4U.com

HD74LV2GT125A - Dual Bus Buffer

Description

The HD74LV2GT125A has dual bus buffer with 3

state output in an 8 pin package.

Output is disabled when the associated output enable (OE) input is high.

Features

  • The basic gate function is lined up as Renesas uni logic series.
  • Supplied on emboss taping for high-speed automatic mounting.
  • TTL compatible input level. Supply voltage range : 3.0 to 5.5 V Operating temperature range :.
  • 40 to +85°C.
  • Logic-level translate function 3.0 V CMOS logic → 5.0 V CMOS logic (@VCC = 5.0 V) 1.8 V or 2.5 V CMOS logic → 3.3 V CMOS logic (@VCC = 3.3 V).
  • All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VO.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74LV2G04A Triple Inverters Hitachi Semiconductor
HD74LV2G08A Dual 2input AND Gates Hitachi Semiconductor
HD74LV2G157A 2-channel Multiplexer Hitachi Semiconductor
HD74LV2G34A Triple Noninverters Hitachi Semiconductor
HD74LV2G74A Single D-type Flip Flops Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74LV2GT123A Retriggerable Monostable Multivibrator / CMOS Logic Level Shifter
HD74LV2GT126A Dual Bus Buffer
HD74LV2GT14A Triple Inverters
HD74LV2GT157A 2-channle Multiplexer / CMOS Logic Level Shifter
HD74LV2GT00A Dual 2-input NAND Gates / CMOS Logic Level Shifter

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com HD74LV2GT125A Dual Bus Buffer with 3–state Output / CMOS Logic Level Shifter REJ03D0148–0200Z (Previous ADE-205-676A (Z)) Rev.2.00 Oct.23.2003 Description The HD74LV2GT125A has dual bus buffer with 3–state output in an 8 pin package. Output is disabled when the associated output enable (OE) input is high. To ensure the high impedance state during power up or power down, OE should be connected to VCC through a pull-up resistor; the minimum value of the resistor is determined by the current sinking capability of the driver. The input protection circuitry on this device allows over voltage tolerance on the input, allowing the device to be used as a logic–level translator from 3.0 V CMOS Logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.
Published: |