Datasheet4U.com

NBSG53A - 2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider

Product Overview

ON Semiconductor

📥 Download Datasheet

NBSG53A 2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider by ON Semiconductor - Datasheet Preview — Datasheet preview – NBSG53A

Datasheet Details

Part number	NBSG53A
Manufacturer	ON Semiconductor
File Size	162.14 KB
Description	2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider
Datasheet	NBSG53A Datasheet
Additional preview pages of the NBSG53A datasheet.

Product details

Description

Pin Name I/O Description 1 VTCLK

Internal 50 W Termination Pin.

See Table 4.

Inverted Differential Input.

Internal 50 W Termination Pin.

Features

Maximum Input Clock Frequency (DFF) > 8 GHz Typical (See Figures 3, 5, 7, 9, and 10).
Maximum Input Clock Frequency (DIV/2) > 10 GHz Typical (See Figures 4, 6, 8, 9, and 10).
210 ps Typical Propagation Delay (OLS = FLOAT).
45 ps Typical Rise and Fall Times (OLS = FLOAT).
DIV/2 Mode (Active with Select Low).
DFF Mode (Active with Select High).
Selectable Swing PECL Output with Operating Range: VCC = 2.375 V to 3.465 V with VEE = 0 V.

📁 Similar Datasheet

Other Datasheets by ON Semiconductor

NBSG11 - 2.5V/3.3V SiGe 1:2 Differential Clock Driver
NBSG111 - 2.5V/3.3V SiGe Differential 1:10 Clock/Data Driver
NBSG14 - SiGe Differential 1:4 Clock/Data Driver
NBSG16 - SiGe Differential Receiver/Driver
NBSG16M - 2.5V/3.3V Multilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer
NBSG16VS - 2.5V/3.3V SiGe Differential Receiver/Driver

Published: Apr 24, 2007 |