Datasheet4U Logo Datasheet4U.com

DS92LV1021A - 16-40 MHz 10 Bit Bus LVDS Serializer

General Description

The DS92LV1021A transforms a 10-bit wide parallel LVCMOS/LVTTL data bus into a single high speed Bus LVDS serial data stream with embedded clock.

The DS92LV1021A can transmit data over backplanes or cable.

The single differential pair data path makes PCB design easier.

Key Features

  • n n n n n n n n Guaranteed transition every data transfer cycle Single differential pair eliminates multi-channel skew Flow-through pinout for easy PCB layout 400 Mbps serial Bus LVDS bandwidth (at 40 MHz clock) 10-bit parallel interface for 1 byte data plus 2 control bits Programmable edge trigger on clock Bus LVDS serial output rated for 27Ω load Small 28-lead SSOP package-MSA Block Diagrams 20026901 TRI-STATE ® is a registered trademark of National Semiconductor Corporation. © 2003 Nation.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DS92LV1021 LVDS Serializer/Deserializer Texas Instruments

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
DS92LV1021 16-40 MHz 10 Bit Bus LVDS Serializer/Deserializer
DS92LV1023 40-66 MHz 10 Bit Bus LVDS Serializer/Deserializer
DS92LV1212 16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer
DS92LV1224 40-66 MHz 10 Bit Bus LVDS Serializer/Deserializer
DS92LV1260 Six Channel 10 Bit BLVDS Deserializer
DS92LV16 16-Bit Bus LVDS Serializer/Deserializer
DS92LV18 18-Bit Bus LVDS Serializer/Deserializer
DS92LV010A Bus LVDS 3.3/5.0V Single Transceiver
DS92LV010AEP Bus LVDS 3.3/5.0V Single Transceiver
DS92LV040A 4 Channel Bus LVDS Transceiver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DS92LV1021A 16-40 MHz 10 Bit Bus LVDS Serializer January 2003 DS92LV1021A 16-40 MHz 10 Bit Bus LVDS Serializer General Description The DS92LV1021A transforms a 10-bit wide parallel LVCMOS/LVTTL data bus into a single high speed Bus LVDS serial data stream with embedded clock. The DS92LV1021A can transmit data over backplanes or cable. The single differential pair data path makes PCB design easier. In addition, the reduced cable, PCB trace count, and connector size tremendously reduce cost. Since one output transmits both clock and data bits serially, it eliminates clockto-data and data-to-data skew. The powerdown pin saves power by reducing supply current when the device is not being used.