Datasheet4U Logo Datasheet4U.com

DS8641 - Quad Unified Bus Transceiver

General Description

The DS8641 is a quad high speed drivers/receivers designed for use in bus organized data transmission systems interconnected by terminated 120Ω impedance lines.

Key Features

  • n 4 separate driver/receiver pairs per package n Guaranteed minimum bus noise immunity of 0.6V, 1.1V typ n Temperature insensitive receiver thresholds track bus logic levels n 30 µA typical bus terminal current with normal VCC or with VCC = 0V n Open collector driver output allows wire-OR connection n High speed n Series 74 TTL compatible driver and disable inputs and receiver outputs Connection Diagram Dual-In-Line Package DS005806-1 Top View Order Number DS8641N See NS Package Number N16A.

📥 Download Datasheet

Full PDF Text Transcription for DS8641 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for DS8641. For precise diagrams, and layout, please refer to the original PDF.

DS8641 Quad Unified Bus Transceiver January 1996 DS8641 Quad Unified Bus Transceiver General Description The DS8641 is a quad high speed drivers/receivers designed for us...

View more extracted text
tion The DS8641 is a quad high speed drivers/receivers designed for use in bus organized data transmission systems interconnected by terminated 120Ω impedance lines. The external termination is intended to be a 180Ω resistor from the bus to the +5V logic supply together with a 390Ω resistor from the bus to ground. The bus can be terminated at one or both ends. Low bus pin current allows up to 27 driver/ receiver pairs to utilize a common bus. The bus loading is unchanged when VCC = 0V. The receivers incorporate tight thresholds for better bus noise immunity. One two-input NOR gate is included to disable all drivers in a pa