These BCD-to-decimal decoders consist of eight inverters and ten four-input NAND gates The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates Full decoding of input logic ensures that all outputs remain off for all invalid (10
15) input condition
Full PDF Text Transcription for DM74LS42 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
DM74LS42. For precise diagrams, and layout, please refer to the original PDF.
54LS42 DM54LS42 DM74LS42 BCD Decimal Decoders June 1989 54LS42 DM54LS42 DM74LS42 BCD Decimal Decoders General Description These BCD-to-decimal decoders consist of eight i...
View more extracted text
s General Description These BCD-to-decimal decoders consist of eight inverters and ten four-input NAND gates The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates Full decoding of input logic ensures that all outputs remain off for all invalid (10–15) input conditions Features Y Y Y Y Diode clamped inputs Also for applications as 4-line-to-16-line decoders 3line-to-8-line decoders All outputs are high for invalid input conditions Alternate Military Aerospace device (54LS42) is available Contact a National Semiconductor Sales Office Distributor for specifications Connection Dia
More Datasheets from National Semiconductor (now Texas Instruments)
DM74LS42 Datasheet
