Datasheet4U Logo Datasheet4U.com

SAB9077H - Picture-In-Picture PIP controller

Description

The SAB9077H is a picture-in-picture controller for multi-standard TV-sets.

The circuit contains ADCs, reduction circuitry, memory control, display control and DACs.

It inserts one or two live video signals with original or reduced sizes into a live video signal.

Features

  • Display.
  • 50/60 Hz PIP modes possible.
  • Twin PIP in interlaced mode at 8-bit resolution.
  • Sub-title mode features built in.
  • Large display fine positioning area, both channels independent.
  • Only 2 Mbit needed as external VDRAM (2 × 1 Mbit or 1 × 2 Mbit).
  • Four 8-bit Analog-to-Digital Converters (ADCs; > 7-bit performance) with clamp circuit.
  • Most PIP modes handle interlaced pictures without joint line error.
  • Two PLLs which generat.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SAB-C161K-L25M 16-Bit Single-Chip Microcontroller Infineon Technologies AG
SAB-C161K-LM 16-Bit Single-Chip Microcontroller Infineon Technologies AG
SAB-C161K-LM3V 16-Bit Single-Chip Microcontroller Infineon Technologies AG
SAB-C161O-L25M 16-Bit Single-Chip Microcontroller Infineon Technologies AG
SAB-C161O-LM 16-Bit Single-Chip Microcontroller Infineon Technologies AG

Other Datasheets by NXP Semiconductors

Part Number Description
SAB9075H Picture-in-Picture PIP controller for NTSC
SAB9076H Picture-In-Picture PIP controller
SAB9079HS Multistandard Picture-In-Picture PIP controller
SAB9080 NTSC Picture-In-Picture PIP controller
SAB9081 Multistandard Picture-In-Picture PIP controller

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS DATA SHEET SAB9077H Picture-In-Picture (PIP) controller Preliminary specification File under Integrated Circuits, IC02 1996 Aug 07 Philips Semiconductors Preliminary specification Picture-In-Picture (PIP) controller FEATURES Display • 50/60 Hz PIP modes possible • Twin PIP in interlaced mode at 8-bit resolution • Sub-title mode features built in • Large display fine positioning area, both channels independent • Only 2 Mbit needed as external VDRAM (2 × 1 Mbit or 1 × 2 Mbit) • Four 8-bit Analog-to-Digital Converters (ADCs; > 7-bit performance) with clamp circuit • Most PIP modes handle interlaced pictures without joint line error • Two PLLs which generate the line-locked clocks for the acquisition channels • Display PLL to generate line-locked clock for the display •
Published: |