Datasheet4U Logo Datasheet4U.com

SAB9080 - NTSC Picture-In-Picture PIP controller

Description

The SAB9080 is an NTSC PIP controller which can be used in double window applications.

The SAB9080 inserts one or two live video signals with reduced size into another live video signal.

The incoming video signals are expected to be analog baseband signals.

Features

  • Double window Picture-In-Picture (PIP) in interlaced or non-interlaced mode at 8-bit resolution.
  • Internal 1-Mbit DRAM.
  • Three 8-bit Analog-to-Digital Converters (ADCs) (7-bit performance) with clamp circuit for each acquisition channel.
  • One PLL which generates the line-locked clocks for the subchannel.
  • One PLL which generates the line-locked clocks for the main and display channels.
  • Three 8-bit Digital-to-Analog Converters (DACs).
  • Li.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SAB-C161K-L25M 16-Bit Single-Chip Microcontroller Infineon Technologies AG
SAB-C161K-LM 16-Bit Single-Chip Microcontroller Infineon Technologies AG
SAB-C161K-LM3V 16-Bit Single-Chip Microcontroller Infineon Technologies AG
SAB-C161O-L25M 16-Bit Single-Chip Microcontroller Infineon Technologies AG
SAB-C161O-LM 16-Bit Single-Chip Microcontroller Infineon Technologies AG

Other Datasheets by NXP Semiconductors

Part Number Description
SAB9081 Multistandard Picture-In-Picture PIP controller
SAB9082 NTSC Picture-In-Picture PIP controller
SAB9083 Multistandard Picture-In-Picture PIP controller
SAB9075H Picture-in-Picture PIP controller for NTSC
SAB9076H Picture-In-Picture PIP controller

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS DATA SHEET SAB9080 NTSC Picture-In-Picture (PIP) controller Preliminary specification Supersedes data of 1999 Jan 05 File under Integrated Circuits, IC02 1999 Nov 12 Philips Semiconductors Preliminary specification NTSC Picture-In-Picture (PIP) controller FEATURES • Double window Picture-In-Picture (PIP) in interlaced or non-interlaced mode at 8-bit resolution • Internal 1-Mbit DRAM • Three 8-bit Analog-to-Digital Converters (ADCs) (7-bit performance) with clamp circuit for each acquisition channel • One PLL which generates the line-locked clocks for the subchannel • One PLL which generates the line-locked clocks for the main and display channels • Three 8-bit Digital-to-Analog Converters (DACs) • Linear zoom in both horizontal and vertical directions for the subchan
Published: |