Datasheet4U Logo Datasheet4U.com

HEF4555B - 1-of-4 decoder/demultiplexer

Description

The HEF4555B contains two 1-of-4 decoders/demultiplexers.

Each has two address inputs (nA0 and nA1, an active LOW enable input (nE) and four mutually exclusive outputs which are active HIGH (nY0 to nY3).

When used as a decoder, nE when HIGH, forces nY0 to nY3 LOW.

Features

  • Fully static operation.
  • 5 V, 10 V, and 15 V parametric ratings.
  • Standardized symmetrical output characteristics.
  • Specified from 40 C to +85 C.
  • Complies with JEDEC standard JESD 13-B 3.

📥 Download Datasheet

Datasheet preview – HEF4555B

Datasheet Details

Part number HEF4555B
Manufacturer NXP
File Size 93.57 KB
Description 1-of-4 decoder/demultiplexer
Datasheet download datasheet HEF4555B Datasheet
Additional preview pages of the HEF4555B datasheet.

📁 Similar Datasheet

  • HEF4555B - Dual 1-of-4 decoder/demultiplexer (Philips)
  • HEF4555B - 1-of-4 decoder/demultiplexer (nexperia)
  • HEF4555B-Q100 - 1-of-4 decoder/demultiplexer (nexperia)
  • HEF4557B - 1-to-64 bit variable length shift register (Philips)
  • HEF4557B - 1-to-64 bit variable length shift register (nexperia)
  • HEF4511B - BCD to 7-segment latch/decoder/driver (Philips)
  • HEF4518B - Dual BCD counter (nexperia)
  • HEF4520B - Dual binary counter (nexperia)
  • HEF4520B-Q100 - Dual binary counter (nexperia)
  • HEF4520BT - Dual binary counter (nexperia)
Other Datasheets by NXP
  • HEF4556B - Dual 1-of-4 decoder/demultiplexer
  • HEF4557B - 1-to-64 bit variable length shift register
  • HEF4502B - Strobed hex inverter/buffer
  • HEF4505B - 64-bit/ 1-bit per word random access read/write memory
  • HEF4508B - Dual 4-bit latch
  • HEF4510B - BCD up/down counter
  • HEF4511B - BCD to 7-segment latch/decoder/driver
  • HEF4512B - 8-input multiplexer with 3-state output

Full PDF Text Transcription

Click to expand full text
HEF4555B 1-of-4 decoder/demultiplexer Rev. 5 — 18 November 2011 Product data sheet 1. General description The HEF4555B contains two 1-of-4 decoders/demultiplexers. Each has two address inputs (nA0 and nA1, an active LOW enable input (nE) and four mutually exclusive outputs which are active HIGH (nY0 to nY3). When used as a decoder, nE when HIGH, forces nY0 to nY3 LOW. When used as a demultiplexer, the appropriate output is selected by the information on nA0 and nA1 with nE as data input. All unselected outputs are LOW. It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS, or another input. 2.
Published: |