Datasheet4U Logo Datasheet4U.com

HEF4518B - Dual BCD counter

Description

T he HEF4518B is a dual 4-bit internally synchronous BCD counter.

The counter has an active HIGH clock input (CP0) and an active LOW clock input (CP1), buffered outputs from all four bit positions (O0 to O3) and an active HIGH overriding asynchronous master reset input (MR).

📥 Download Datasheet

Datasheet preview – HEF4518B

Datasheet Details

Part number HEF4518B
Manufacturer NXP
File Size 66.27 KB
Description Dual BCD counter
Datasheet download datasheet HEF4518B Datasheet
Additional preview pages of the HEF4518B datasheet.
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC • The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF4518B MSI Dual BCD counter Product specification File under Integrated Circuits, IC04 January 1995 Philips Semiconductors Product specification Dual BCD counter DESCRIPTION T he HEF4518B is a dual 4-bit internally synchronous BCD counter. The counter has an active HIGH clock input (CP0) and an active LOW clock input (CP1), buffered outputs from all four bit positions (O0 to O3) and an active HIGH overriding asynchronous master reset input (MR).
Published: |