Datasheet4U Logo Datasheet4U.com

74LVT74 - 3.3V Dual D-type flip-flop

General Description

The 74LVT74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs.

Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock input.

Key Features

  • ducts, and makes no representations or warranties that these products are free from.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVT02 3.3V Quad 2-input NOR gate nexperia
74LVT04 Hex inverter nexperia
74LVT04-Q100 Hex inverter nexperia
74LVT08 3.3V Quad 2-input AND gate nexperia
74LVT125 3.3V quad buffer nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
74LVT00 3.3V Quad 2-input NAND gate
74LVT02 3.3V Quad 2-input NOR gate
74LVT04 3.3V Hex inverter
74LVT08 3.3V Quad 2-input AND gate
74LVT10 3.3V Triple 3-input NAND gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS 74LVT74 3.3V Dual D-type flip-flop Product specification IC24 Data Handbook 1996 Aug 28 Philips Semiconductors Philips Semiconductors Product specification 3.3V Dual D-type flip-flop 74LVT74 QUICK REFERENCE DATA SYMBOL PARAMETER Propagation delay CPn to Qn Input capacitance Total supply current CONDITIONS Tamb = 25°C; GND = 0V CL = 50pF; VCC = 3.3V VI = 0V or 3.0V VCC = 3.6V TYPICAL UNIT DESCRIPTION The 74LVT74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock input.