Datasheet4U Logo Datasheet4U.com

74LVT373 - 3.3 Volt ABT octal transparent latch

General Description

The 74LVT373 device is designed specifically for low

voltage (3.3V) VCC operation, but can provide a TTL interface to a 5V system environment.

The 74LVT373 high-performance BiCMOS device combines zero static and low dynamic power dissipation with high speed and high output drive.

Key Features

  • Designed for use in the 3.3V high.
  • performance market.
  • Latch.
  • up protection exceeds 500mA per JEDEC JC40.2 Std 17 independently by Enable (E) and Output Enable (OE) control gates. The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is High. The latch remains transparent to the data inputs while E is High, and stores the data that is present one setup time before the High-to-Low enable transition. The 3-State output buf.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVT373 Low Voltage Octal Transparent Latch Fairchild Semiconductor
74LVT374 Low Voltage Octal D-Type Flip-Flop Fairchild Semiconductor
74LVT322245 Low Voltage 32-Bit Transceiver Fairchild Semiconductor
74LVT322373 Low Voltage 32-Bit Transparent Latch Fairchild Semiconductor
74LVT32244 Low Voltage 32-Bit Buffer/Line Driver Fairchild Semiconductor

Other Datasheets by NXP Semiconductors

Part Number Description
74LVT374 3.3V Octal D-type flip-flop positive-edge trigger
74LVT32 3.3V Quad 2-input OR gate
74LVT00 3.3V Quad 2-input NAND gate
74LVT02 3.3V Quad 2-input NOR gate
74LVT04 3.3V Hex inverter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Philips Semiconductors Low Voltage Products Objective specification 3.3 Volt ABT octal transparent latch (3–State) 74LVT373 FEATURES • Designed for use in the 3.3V high–performance market • Latch–up protection exceeds 500mA per JEDEC JC40.2 Std 17 independently by Enable (E) and Output Enable (OE) control gates. The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is High. The latch remains transparent to the data inputs while E is High, and stores the data that is present one setup time before the High-to-Low enable transition. The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors.