Datasheet4U Logo Datasheet4U.com

74LVT373 - Low Voltage Octal Transparent Latch

General Description

The LVT373 and LVTH373 consist of eight latches with 3-STATE outputs for bus organized system applications.

The latches appear transparent to the data when Latch Enable (LE) is HIGH.

When LE is LOW, the data satisfying the input timing requirements is latched.

Key Features

  • Input and output interface capability to systems at 5V VCC.
  • Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH373), also available without bushold feature (74LVT373).
  • Live insertion/extraction permitted.
  • Power Up/Down high impedance provides glitch-free bus loading.
  • Outputs source/sink.
  • 32 mA/+64 mA.
  • Functionally compatible with the 74 series 373.
  • ESD performance:.
  • Human-body model > 2000V.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVT373, 74LVTH373 — Low Voltage Octal Transparent Latch with 3-STATE Outputs February 2008 74LVT373, 74LVTH373 Low Voltage Octal Transparent Latch with 3-STATE Outputs Features ■ Input and output interface capability to systems at 5V VCC ■ Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH373), also available without bushold feature (74LVT373) ■ Live insertion/extraction permitted ■ Power Up/Down high impedance provides glitch-free bus loading ■ Outputs source/sink –32 mA/+64 mA ■ Functionally compatible with the 74 series 373 ■ ESD performance: – Human-body model > 2000V – Machine model > 200V – Charged-device model > 1000V General Description The LVT373 and LVTH373 consist of eight latches with 3-STATE outputs for bus organized syste