Datasheet4U Logo Datasheet4U.com

74AUC1G08GV - Single 2-input AND gate

General Description

The 74AUC1G08 is a high-performance, low-power, low-voltage, Si-gate CMOS device.

Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall time.

This device is fully specified for partial power-down applications using Ioff.

Key Features

  • Wide supply voltage range from 0.8 to 2.7 V.
  • Performance optimised for VCC = 1.8 V.
  • High noise immunity.
  • Complies with JEDEC standard:.
  • JESD76 (1.65 to 1.95 V).
  • ESD protection:.
  • HBM EIA/JESD22-A114-A exceeds 2000 V.
  • MM EIA/JESD22-A115-A exceeds 200 V.
  • 8 mA output drive (VCC = 1.65 V).
  • CMOS low power consumption.
  • Latch-up performance exceeds 250 mA.
  • 3.3 V tolerant inputs/outputs.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS DATA SHEET 74AUC1G08 Single 2-input AND gate Preliminary specification File under Integrated Circuits, IC24 2002 Nov 12 Philips Semiconductors Preliminary specification Single 2-input AND gate FEATURES • Wide supply voltage range from 0.8 to 2.7 V • Performance optimised for VCC = 1.8 V • High noise immunity • Complies with JEDEC standard: – JESD76 (1.65 to 1.95 V) • ESD protection: – HBM EIA/JESD22-A114-A exceeds 2000 V – MM EIA/JESD22-A115-A exceeds 200 V • 8 mA output drive (VCC = 1.65 V) • CMOS low power consumption • Latch-up performance exceeds 250 mA • 3.3 V tolerant inputs/outputs • SC-88A and SC-74A package. QUICK REFERENCE DATA GND = 0 V; Tamb = 25 °C; input slewrate ≥ 1 V/ns.