Datasheet4U Logo Datasheet4U.com

4014BT - HEF4014B

Description

The HEF4014B is a fully synchronous edge-triggered 8-bit static shift register with eight synchronous parallel inputs (D0 to D7), a synchronous serial data input (DS), a synchronous parallel enable input (PE), a LOW-to-HIGH edge-triggered clock input (CP) and buffered parallel outputs from the last

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
40106 CD40106B ETC
40106BP CD40106BP ETC
40107BE HCF40107BE ST Microelectronics
4011 Quad 2-Input NAND Gate Fairchild
40110BE HCF40110BE ST Microelectronics

Other Datasheets by NXP Semiconductors

Part Number Description
4011B Quadruple 2-input NAND gate
40174BT HFT40174BT

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HEF4014B 8-bit static shift register Rev. 9 — 21 March 2016 Product data sheet 1. General description The HEF4014B is a fully synchronous edge-triggered 8-bit static shift register with eight synchronous parallel inputs (D0 to D7), a synchronous serial data input (DS), a synchronous parallel enable input (PE), a LOW-to-HIGH edge-triggered clock input (CP) and buffered parallel outputs from the last three stages (Q5 to Q7). Operation is synchronous and the device is edge-triggered on the LOW-to-HIGH transition of CP. Each register stage is of a D-type master-slave flip-flop type. When PE is HIGH, data is loaded into the register from D0 to D7 on the LOW-to-HIGH transition of CP.
Published: |