Datasheet4U Logo Datasheet4U.com

4011B - Quadruple 2-input NAND gate

Description

The HEF4011B provides the positive quadruple 2-input NAND function.

The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

Fig.2 Pinning diagram.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC • The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF4011B gates Quadruple 2-input NAND gate Product specification File under Integrated Circuits, IC04 January 1995 Philips Semiconductors Product specification Quadruple 2-input NAND gate DESCRIPTION The HEF4011B provides the positive quadruple 2-input NAND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance. HEF4011B gates Fig.2 Pinning diagram. HEF4011BP(N): HEF4011BD(F): Fig.1 Functional diagram.
Published: |