Datasheet4U Logo Datasheet4U.com

74LVC2G74 - Single D-type flip-flop

Description

The 74LVC2G74 is a single positive-edge triggered D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q outputs.

This device is fully specified for partial power-down applications using IOFF.

Features

  • I I I I Wide supply voltage range from 1.65 V to 5.5 V 5 V tolerant inputs for interfacing with 5 V logic High noise immunity Complies with JEDEC standard: N JESD8-7 (1.65 V to 1.95 V) N JESD8-5 (2.3 V to 2.7 V) N JESD8-B/JESD36 (2.7 V to 3.6 V) ±24 mA output drive (VCC = 3.0 V) ESD protection: N HBM JESD22-A114F exceeds 2000 V N MM JESD22-A115-A exceeds 200 V CMOS low power consumption Latch-up performance exceeds 250 mA Direct interface with TTL levels Inputs accept voltages up to 5 V Multiple.

📥 Download Datasheet

Datasheet Details

Part number 74LVC2G74
Manufacturer NXP Semiconductors
File Size 153.62 KB
Description Single D-type flip-flop
Datasheet download datasheet 74LVC2G74 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVC2G74 Single D-type flip-flop nexperia
74LVC2G74-Q100 Single D-type flip-flop nexperia
74LVC2G00 DUAL 2-INPUT NAND GATE Diodes
74LVC2G00 Dual 2-input NAND gate NXP
74LVC2G00 Dual 2-input NAND gate nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
74LVC2G240 Dual inverting buffer/line driver
74LVC2G241 Dual buffer/line driver
74LVC16244A 16-bit buffer/line driver
74LVC1G125 Bus buffer/line driver
74LVC1G157 Single 2-input multiplexer

Full PDF Text Transcription

Click to expand full text
74LVC2G74 Rev. 06 — 23 December 2009 www.DataSheet4U.com Single D-type flip-flop with set and reset; positive edge trigger Product data sheet 1. General description The 74LVC2G74 is a single positive-edge triggered D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q outputs. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing damaging backflow current through the device when it is powered down. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse.
Published: |