Full PDF Text Transcription for UPD7500 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
UPD7500. For precise diagrams, and layout, please refer to the original PDF.
NEe Microcomputers, Inc. 4-81T MICROPROCESSOR ,uPD750X EVALUATION CHIP DESCR IPTI ON FEATURES PIN CONFIGU~ATION The !,PD7500 is a !,COM-75 4-bit microprocessor with a 256...
View more extracted text
NFIGU~ATION The !,PD7500 is a !,COM-75 4-bit microprocessor with a 256 x 4 RAM, a programmable 8-bit timer/event counter, and 5 vectored, prioritized interrupts. It is capable of addressing 8,192 bytes of external memory, and also functions as the prototype Evaluation Chip for the ,uPD750X family of 4--bit single chip microcomputers. The ,uPD7500 is manufactured with a low-power-consumption CMOS process, allowing use of a single power supply between 2.7 and 5.5V, and providing pro· grammable power-down capability. It has 46 I/O lines, organized into eight 4-bit parallel ports, one 14-bit parallel address/instruction port,