Full PDF Text Transcription for MC100LVEL33 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
MC100LVEL33. For precise diagrams, and layout, please refer to the original PDF.
MOTOROLA SEMICONDUCTOR TECHNICAL DATA ÷4 Divider The MC100LVEL33 is an integrated ÷4 divider. The differential clock inputs and the VBB allow a differential, single-ended...
View more extracted text
fferential clock inputs and the VBB allow a differential, single-ended or AC coupled interface to the device. If used, the VBB output should be bypassed to ground with a 0.01µF capacitor. Also note that the VBB is designed to be used as an input bias on the EL33 only, the VBB output has limited current sink and source capability. The LVEL is functionally equivalent to the EL33 and works from a low voltage supply. The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flops will attain a random state; the reset allows for the synchronization of multiple LVEL33’s in a system. • 630
MC100LVEL33 Datasheet
