Datasheet4U Logo Datasheet4U.com

V62C518256 - 32K X 8 STATIC RAM

General Description

The V62C518256 is a 262,144-bit static random access memory organized as 32,768 words by 8 bits.

It is built with MOSEL VITELIC’s high performance CMOS process.

Inputs and threestate outputs are TTL compatible and allow for direct interfacing with common system bus structures.

Key Features

  • s High-speed: 35, 70 ns s Ultra low DC operating current of 5mA (max. ) s Low Power Dissipation:.
  • TTL Standby: 3 mA (Max. ).
  • CMOS Standby: 20 µA (Max. ) s Fully static operation s All inputs and outputs directly compatible s Three state outputs s Ultra low data retention current (VCC = 2V) s Single 5V ± 10% Power Supply s Packages.
  • 28-pin TSOP (Standard).
  • 28-pin 600 mil PDIP.
  • 28-pin 330 mil SOP (450 mil pin-to-pin).

📥 Download Datasheet

Datasheet Details

Part number V62C518256
Manufacturer Mosel Vitelic Corp
File Size 54.75 KB
Description 32K X 8 STATIC RAM
Datasheet download datasheet V62C518256 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MOSEL VITELIC V62C518256 32K X 8 STATIC RAM PRELIMINARY Features s High-speed: 35, 70 ns s Ultra low DC operating current of 5mA (max.) s Low Power Dissipation: – TTL Standby: 3 mA (Max.) – CMOS Standby: 20 µA (Max.) s Fully static operation s All inputs and outputs directly compatible s Three state outputs s Ultra low data retention current (VCC = 2V) s Single 5V ± 10% Power Supply s Packages – 28-pin TSOP (Standard) – 28-pin 600 mil PDIP – 28-pin 330 mil SOP (450 mil pin-to-pin) Description The V62C518256 is a 262,144-bit static random access memory organized as 32,768 words by 8 bits. It is built with MOSEL VITELIC’s high performance CMOS process. Inputs and threestate outputs are TTL compatible and allow for direct interfacing with common system bus structures.