Datasheet4U Logo Datasheet4U.com

V58C265804S - HIGH PERFORMANCE 2.5 VOLT 8M X 8 DDR SDRAM 4 BANKS X 2Mbit X 8

General Description

The V58C265804S is a four bank DDR DRAM organized as 4 banks x 2Mbit x 8.

Key Features

  • s 4 banks x 2Mbit x 8 organization s High speed data transfer rates with system frequency up to 166 MHz s Data Mask for Write Control (DM) s Four Banks controlled by BA0 & BA1 s Programmable CAS Latency: 2, 2.5, 3 s Programmable Wrap Sequence: Sequential or Interleave s Programmable Burst Length: 2, 4, 8 for Sequential Type 2, 4, 8 for Interleave Type s Automatic and Controlled Precharge Command s Suspend Mode and Power Down Mode s Auto Refresh and Self Refresh s Refresh Interval: 4096 cycles/64.

📥 Download Datasheet

Datasheet Details

Part number V58C265804S
Manufacturer Mosel Vitelic Corp
File Size 457.89 KB
Description HIGH PERFORMANCE 2.5 VOLT 8M X 8 DDR SDRAM 4 BANKS X 2Mbit X 8
Datasheet download datasheet V58C265804S Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
V58C2256164SC 256 Mbit DDR SDRAM ProMOS Technologies
V58C2256404SC 256 Mbit DDR SDRAM ProMOS Technologies
V58C2256804SC 256 Mbit DDR SDRAM ProMOS Technologies
V58C2512164SB High Performance 512M-Bit DDR SDRAM ProMOS Technologies
V58C2512164SBI5 High Performance 512M-Bit DDR SDRAM ProMOS Technologies

Other Datasheets by Mosel Vitelic Corp

Part Number Description
V58C265164S 64 Mbit DDR SDRAM 2.5 VOLT 4M X 16
V58C265404S HIGH PERFORMANCE 2.5 VOLT 16M X 4 DDR SDRAM 4 BANKS X 4Mbit X 4
V58C2128 HIGH PERFORMANCE 2.5 VOLT 128 Mbit DDR SDRAM
V58C2128164S HIGH PERFORMANCE 2.5 VOLT 128 Mbit DDR SDRAM
V58C2128404S HIGH PERFORMANCE 2.5 VOLT 128 Mbit DDR SDRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MOSEL VITELIC V58C265804S HIGH PERFORMANCE 2.5 VOLT 8M X 8 DDR SDRAM 4 BANKS X 2Mbit X 8 PRELIMINARY 6 System Frequency (fCK) Clock Cycle Time (tCK3) Clock Cycle Time (tCK2.5) Clock Cycle Time (tCK2) 166 MHz 6 ns 6.5 ns 7ns 7 143 MHz 7 ns 7.5 ns 8ns 8 125 MHz 8 ns 9 ns 10ns Features s 4 banks x 2Mbit x 8 organization s High speed data transfer rates with system frequency up to 166 MHz s Data Mask for Write Control (DM) s Four Banks controlled by BA0 & BA1 s Programmable CAS Latency: 2, 2.