Datasheet4U Logo Datasheet4U.com

SY10EP52V - Differential Data And Clock D Flip-flop

General Description

The SY10EP52V is a differential data, differential clock D flip-flop.

The device is functionally equivalent to the EL52 device.

Data enters the master portion of the flip-flop when CLK is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the CLK.

Key Features

  • s Guaranteed maximum frequency >4GHz s Guaranteed.

📥 Download Datasheet

Datasheet Details

Part number SY10EP52V
Manufacturer Micrel Semiconductor
File Size 106.58 KB
Description Differential Data And Clock D Flip-flop
Datasheet download datasheet SY10EP52V Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY10ELT23 DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR Synergy
SY10 SYNCHRONOUS EQUIPMENT STRATUM 3/3E CLOCK UNIT Raltron Electronics
SY100 3 Port Solenoid Valve Rubber Seal SMC
SY100EL11V 5V/3.3V ECL 1:2 Differential Fanout Buffe Microchip
SY100EL16S 5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER Synergy

Other Datasheets by Micrel Semiconductor

Part Number Description
SY10EP51V Differential Clock D Flip-flop
SY10EP53V Differential Data And Clock D Flip-flop
SY10EP58V 2:1 Multiplexer
SY10EP01V 4-INPUT OR/NOR
SY10EP05V DIFFERENTIAL AND/NAND

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
5V/3.3V DIFFERENTIAL DATA AND CLOCK D FLIP-FLOP ECL Pro™ SY10EP52V FINAL FEATURES s Guaranteed maximum frequency >4GHz s Guaranteed <410ps propagation delay over temperature s 3.3V and 5V power supply options s 75Ω internal input pulldown resistor s Wide operating temperature range: –40°c to +85°C s Available in 8-Pin (3mm) MSOP and SOIC package ECL Pro™ DESCRIPTION The SY10EP52V is a differential data, differential clock D flip-flop. The device is functionally equivalent to the EL52 device. Data enters the master portion of the flip-flop when CLK is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the CLK.