Datasheet4U Logo Datasheet4U.com

SY10EP32V - Pecl Divider

Description

The SY10/100EP32V is an integrated ÷2 divider with differential clock inputs.

The VBB pin, an internally generated voltage supply, is available to this device only.

For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage.

Features

  • s Guaranteed maximum frequency > 4GHz s 3.3V and 5V power supply options s Guaranteed propagation delay.

📥 Download Datasheet

Datasheet Details

Part number SY10EP32V
Manufacturer Micrel Semiconductor
File Size 121.72 KB
Description Pecl Divider
Datasheet download datasheet SY10EP32V Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY10ELT23 DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR Synergy
SY10 SYNCHRONOUS EQUIPMENT STRATUM 3/3E CLOCK UNIT Raltron Electronics
SY100 3 Port Solenoid Valve Rubber Seal SMC
SY100EL11V 5V/3.3V ECL 1:2 Differential Fanout Buffe Microchip
SY100EL16S 5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER Synergy

Other Datasheets by Micrel Semiconductor

Part Number Description
SY10EP31V D Flip-flop
SY10EP33V Pecl Divider
SY10EP01V 4-INPUT OR/NOR
SY10EP05V DIFFERENTIAL AND/NAND
SY10EP08V DIFFERENTIAL 2-INPUT XOR/XNOR

Full PDF Text Transcription

Click to expand full text
Micrel 5V/3.3V ÷ 2 DIVIDER Precision Edge™ SY10EP32V SY100EP32V SY10EP32V SY100EP32V FINAL Precision Edge™ FEATURES s Guaranteed maximum frequency > 4GHz s 3.3V and 5V power supply options s Guaranteed propagation delay <440ps over temperature s Internal 75KΩ input pull-down resistors s Wide operating temperature range: –40°C to +85°C s Available in 8-pin MSOP and SOIC packages ECL Pro™ DESCRIPTION The SY10/100EP32V is an integrated ÷2 divider with differential clock inputs. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC-coupled inputs. When used, decouple VBB and VCC via a 0.
Published: |