Datasheet4U Logo Datasheet4U.com

OR3C80 - (OR3xxx) 3C and 3T Field-Programmable Gate Arrays

Description

FPGA Overview 7 PLC Logic 7 PIC Logic 8 System

Features

  • High-performance, cost-effective, 0.35 µm (OR3C) and 0.3 µm (OR3T) 4-level metal technology, (4- or 5-input look-up table delay of 1.1 ns with -7 speed grade in 0.3 µm). Same basic architecture as lower-voltage, advanced process technology Series 3 architectures. (See ORCA Series 3L FPGA documentation. ) Up to 186,000 usable gates. Up to 452 user I/Os. (OR3Txxx I/Os are 5 V tolerant to allow interconnection to both 3.3 V.

📥 Download Datasheet

Datasheet Details

Part number OR3C80
Manufacturer Lattice Semiconductor
File Size 3.47 MB
Description (OR3xxx) 3C and 3T Field-Programmable Gate Arrays
Datasheet download datasheet OR3C80 Datasheet

📁 Similar Datasheet

  • OR3C80 - 3C and 3T Field-Programmable Gate Arrays (Agere Systems)
  • OR3C55 - 3C and 3T Field-Programmable Gate Arrays (Agere Systems)
  • OR3005230W - Superior return loss performance (PDI)
  • OR31 - CMOS Gate Array (AMI)
  • OR32 - CMOS Gate Array (AMI)
  • OR34 - CMOS Gate Array (AMI)
  • OR36 - CMOS Gate Array (AMI)
  • OR3LP26B - Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface (Agere Systems)
  • OR3T125 - 3C and 3T Field-Programmable Gate Arrays (Agere Systems)
  • OR3T20 - 3C and 3T Field-Programmable Gate Arrays (Agere Systems)
Other Datasheets by Lattice Semiconductor
  • OR3T125 - (OR3xxx) 3C and 3T Field-Programmable Gate Arrays
  • OR3T20 - (OR3xxx) 3C and 3T Field-Programmable Gate Arrays
  • OR3T30 - (OR3xxx) 3C and 3T Field-Programmable Gate Arrays
  • OR3T80 - (OR3xxx) 3C and 3T Field-Programmable Gate Arrays

Full PDF Text Transcription

Click to expand full text
Data Sheet March 2002 ORCA® Series 3C and 3T Field-Programmable Gate Arrays Features ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, 0.35 µm (OR3C) and 0.3 µm (OR3T) 4-level metal technology, (4- or 5-input look-up table delay of 1.1 ns with -7 speed grade in 0.3 µm). Same basic architecture as lower-voltage, advanced process technology Series 3 architectures. (See ORCA Series 3L FPGA documentation.) Up to 186,000 usable gates. Up to 452 user I/Os. (OR3Txxx I/Os are 5 V tolerant to allow interconnection to both 3.3 V and 5 V devices, selectable on a per-pin basis.) Pin selectable I/O clamping diodes provide 5 V or 3.3 V PCI compliance and 5 V tolerance on OR3Txxx devices.
Published: |