Datasheet4U Logo Datasheet4U.com

iT4050D - Dual LVDS-to-SCFL level translator

Description

The iT4050D is a wideband LVDS-to-SCFL level translator fabricated using 0.1μm HBT GaAs technology.

It is based on ECL topology to guarantee high-speed operation.

The two translators are fully independent, allowing power consumption to be optimized according to the application.

Features

  • ™ ™ ™ ™ ™ Wideband signal handling: Up to 3.125 Gb/s NRZ Input sensitivity: 350 mV differential 450 mV pp typical single-ended output Jitter RMS:.

📥 Download Datasheet

Datasheet Details

Part number iT4050D
Manufacturer Iterra
File Size 375.56 KB
Description Dual LVDS-to-SCFL level translator
Datasheet download datasheet iT4050D Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IT4054 Standalone Linear Li-lon Battery Charger Infiniture
IT410 Isotab Triacs Electrically Isolated ETC
IT4558 Dual Low Noise Operational Amplifiers ETC
IT48A Thyristor Hutson Industries
IT48B Thyristor Hutson Industries

Other Datasheets by Iterra

Part Number Description
iT4051D Dual RocketIO-toSCFL level translator
iT4005D 12-Gb/s GaAs MMIC D flip-flop
iT4011 XOR gate
iT4016 Clock phase delay
iT4021D T-type flip flop

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
iT4050D Dual LVDS-to-SCFL Level Translator Description The iT4050D is a wideband LVDS-to-SCFL level translator fabricated using 0.1μm HBT GaAs technology. It is based on ECL topology to guarantee high-speed operation. The two translators are fully independent, allowing power consumption to be optimized according to the application. The device can translate NRZ streams with data rate up to 3.125 Gb/s or clock signals with a frequency up to 3.125 GHz. The inputs and outputs of the iT4050D are DC coupled. At the input side, internal 100-ohm resistors between the two differential lines avoid the need for external impedance matching terminations. The input levels are fully compliant with LVDS specifications.
Published: |