Datasheet4U Logo Datasheet4U.com

iT4021D - T-type flip flop

Description

The iT4021D is a high-speed T-type flip-flop fabricated using 1µm HBT GaAs technology.

The T flip-flop consists of a master-slave latch, closed-in feedback, and is designed using an ECL topology in order to guarantee high-speed operation.

Features

  • Data rate range: 20 NRZ (12.5 RZ) Gb/s Maximum clock frequency as clock divider: 14 GHz 900 mVpp typical single-ended output Input sensitivity: Single ended input >250 mV Jitter transfer RMS:.

📥 Download Datasheet

Datasheet Details

Part number iT4021D
Manufacturer Iterra
File Size 444.41 KB
Description T-type flip flop
Datasheet download datasheet iT4021D Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IT4054 Standalone Linear Li-lon Battery Charger Infiniture
IT410 Isotab Triacs Electrically Isolated ETC
IT4558 Dual Low Noise Operational Amplifiers ETC
IT48A Thyristor Hutson Industries
IT48B Thyristor Hutson Industries

Other Datasheets by Iterra

Part Number Description
iT4005D 12-Gb/s GaAs MMIC D flip-flop
iT4011 XOR gate
iT4016 Clock phase delay
iT4031F 100-ps wideband phase delay
iT4032D 50-ps wideband phase delay

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
iT4021D 20 Gb/s (12.5 Gb/s RZ) T-Type Flip-Flop (Advanced Information) Description The iT4021D is a high-speed T-type flip-flop fabricated using 1µm HBT GaAs technology. The T flip-flop consists of a master-slave latch, closed-in feedback, and is designed using an ECL topology in order to guarantee high-speed operation. The data input may be either AC or DC coupled, the output is DC coupled. At the input side the internal 50-ohm resistors avoid the need for external terminations for impedance matching. The iT4021D uses SCFL I/O levels and is designed to allow for either single-ended or differential data input/output. An on-chip, output buffer produces an excellent eye diagram up to an output rate of 12.5 Gb/s rate (20 Gb/s NRZ or 12.5 Gb/s RZ input data rate) or 14 GHz input clock.
Published: |