Datasheet4U Logo Datasheet4U.com

HS-390RH-T - Radiation Hardened CMOS Dual SPDT Analog Switch

Description

only.

Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice.

Accordingly, the reader is cautioned to verify that data sheets are current before placing orders.

Features

  • QML Class T, Per MIL-PRF-38535.
  • Radiation Performance - Gamma Dose (γ) 1 x 105 RAD(Si) - No Latch-Up, Dielectrically Isolated Device Islands.
  • Pin for Pin Compatible with Intersil HI-390 Series Analog Switches.
  • Analog Signal Range 15V.
  • Low Leakage.
  • . 100nA (Max, Post Rad).
  • Low rON.
  • . . 60Ω (Max, Post Rad).
  • Low Operating Power.
  • 100µA (Max, Post Rad) Pinouts.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HS-302AEH Radiation Hardened BiCMOS Dual DPST Analog Switch Intersil
HS-302EH Radiation Hardened CMOS Dual DPST Analog Switch Intersil
HS-303AEH Radiation Hardened CMOS Dual SPDT Analog Switch Intersil
HS-303BEH Radiation Hardened CMOS Dual SPDT Analog Switch Intersil
HS-303BRH Radiation Hardened CMOS Dual SPDT Analog Switch Intersil

Other Datasheets by Intersil (Renesas)

Part Number Description
HS-390RH883S Radiation Hardened CMOS Analog Switches
HS-302RH Radiation Hardened CMOS Dual DPST Analog Switch
HS-302RH-T Radiation Hardened CMOS Dual DPST Analog Switch
HS-302RH883S Radiation Hardened CMOS Analog Switches
HS-303ARH Radiation Hardened CMOS Dual SPDT Analog Switch

Full PDF Text Transcription

Click to expand full text
HS-390RH-T Data Sheet July 1999 File Number 4604.1 Radiation Hardened CMOS Dual SPDT Analog Switch Intersil’s Satellite Applications FlowTM (SAF) devices are fully tested and guaranteed to 100kRAD total dose. This QML Class T device is processed to a standard flow intended to meet the cost and shorter lead-time needs of large volume satellite manufacturers, while maintaining a high level of reliability. The HS-390RH-T analog switch is a monolithic device fabricated using Radiation Hardened CMOS technology and the Intersil dielectric isolation process for latch-up free operation. Improved total dose hardness is obtained by layout (thin oxide tabs extending to a channel stop) and processing (hardened gate oxide).
Published: |