Datasheet4U Logo Datasheet4U.com

HS-302RH - Radiation Hardened CMOS Dual DPST Analog Switch

📥 Download Datasheet

Datasheet preview – HS-302RH

📁 Similar Datasheet

  • HS-302AEH - Radiation Hardened BiCMOS Dual DPST Analog Switch (Intersil)
  • HS-302EH - Radiation Hardened CMOS Dual DPST Analog Switch (Intersil)
  • HS-303AEH - Radiation Hardened CMOS Dual SPDT Analog Switch (Intersil)
  • HS-303BEH - Radiation Hardened CMOS Dual SPDT Analog Switch (Intersil)
  • HS-303BRH - Radiation Hardened CMOS Dual SPDT Analog Switch (Intersil)
  • HS-303CEH - Radiation Hardened BiCMOS Dual SPDT Analog Switch (Intersil)
  • HS-324-01-0300 - Flatpack Hall Effect Sensor (PIC)
  • HS-324-02-0300 - Flatpack Hall Effect Sensor (PIC)
  • HS-324-03-0300 - Flatpack Hall Effect Sensor (PIC)
  • HS-3511-01-0300 - Flatpack Hall Effect Sensor (PIC)
Other Datasheets by Intersil Corporation
  • HS-302RH-T - Radiation Hardened CMOS Dual DPST Analog Switch
  • HS-302RH883S - Radiation Hardened CMOS Analog Switches
  • HS-303ARH - Radiation Hardened CMOS Dual SPDT Analog Switch
  • HS-303RH - Radiation Hardened CMOS Dual SPDT Analog Switch
  • HS-303RH-T - Radiation Hardened CMOS Dual SPDT Analog Switch
  • HS-303RH883S - Radiation Hardened CMOS Analog Switches
  • HS-306RH883S - Radiation Hardened CMOS Analog Switches
  • HS-307RH883S - Radiation Hardened CMOS Analog Switches

Full PDF Text Transcription

Click to expand full text
N1cO-oN8TnO8tR8aR-EcINEtCoCTOuEOMrRMMTSMeEIcLENhNoDnrDEicwEDawDlFSwROu.EiRpnPptNeLorEArstWCilC.EcDeMonEmEtSeN/IrtGsTacNt S Radiation Hardened CMOS Dual DPST Analog Switch HS-302RH, HS-302EH Intersil’s Satellite Applications Flow™ (SAF) devices are fully tested and guaranteed to 100kRAD Total Dose. These QML Class T devices are processed to a standard flow intended to meet the cost and shorter lead-time needs of large volume satellite manufacturers, while maintaining a high level of reliability. The HS-302RH, HS-302EH analog switches are a monolithic device fabricated using Radiation Hardened CMOS technology and the Intersil dielectric isolation process for latch-up free operation.
Published: |