Datasheet4U Logo Datasheet4U.com

HI3197 - 125 MSPS D/A Converter

Description

DESCRIPTION Side A Data Input.

Side B Data Input.

Features

  • Resolution.
  • . 10 Bits.
  • Conversion Rate 125 MSPS (PECL) 100 MSPS (TTL).
  • Data Input Level.
  • . . . . . TTL.
  • Low Power Consumption.
  • 400mW (Typ).
  • Low Glitch Energy.
  • . . . . 1.5pV.
  • s.
  • Clock, Reset Input Level: TTL and PECL Compatible 2:1 Multiplexed Input Function.
  • 1/2 Frequenc.

📥 Download Datasheet

Datasheet preview – HI3197

Datasheet Details

Part number HI3197
Manufacturer Intersil Corporation
File Size 336.47 KB
Description 125 MSPS D/A Converter
Datasheet download datasheet HI3197 Datasheet
Additional preview pages of the HI3197 datasheet.

📁 Similar Datasheet

  • HI3104A - CMOS EEPROM (Hughes Microelectronics)
  • HI31C - NPN EPITAXIAL PLANAR TRANSISTOR (Hi-Sincerity Mocroelectronics)
  • HI3-5043-5 - CMOS Analog Switches (Intersil)
  • HI3-5051-5 - CMOS Analog Switches (Intersil)
  • HI3-506 - CMOS Analog Multiplexers (Harris)
  • HI3-506A - CMOS Analog Multiplexers (Harris)
  • HI3-506L - CMOS Analog Multiplexers (Harris)
  • HI3-509A - (HI3-506A/HI3-507A/HI3-508A) CMOS Analog Multiplexers (Hrris)
  • HI3-509A - (HI3-508A) Fault-Protected Analog Multiplexer ()
  • HI3-509A - (HI3-508A) CMOS Analog Multiplexers (Burr-Brown)
Other Datasheets by Intersil Corporation
  • HI3-1818A - Low Resistance / Single 8-Channel and Differential 4-Channel CMOS Analog Multiplexers
  • HI3026 - Flash A/D Converter
  • HI3026A - Flash A/D Converter
  • HI3086 - Flash A/D Converter
  • HI3246 - Flash A/D Converter
  • HI3256 - Flash A/D Converter
  • HI3276 - Flash A/D Converter
  • HI3286 - Flash A/D Converter

Full PDF Text Transcription

Click to expand full text
HI3197 Data Sheet October 1998 File Number 4356.1 10-Bit, 125 MSPS D/A Converter The HI3197 is a high-speed D/A converter which can perform the multiplexed input of the two system 10-bit data. The maximum conversion rate achieves 125 MSPS. The multiplexed operation is possible by the 1/2 frequencydivided clock or by halving the frequency of the clock with the clock frequency divider circuit having the reset pin in the IC. The data input is TTL; the clock input pin and reset input pin can select either TTL or PECL according to the application. Features • Resolution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Bits • Conversion Rate 125 MSPS (PECL) 100 MSPS (TTL) • Data Input Level . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .TTL • Low Power Consumption .
Published: |