Datasheet4U Logo Datasheet4U.com

HCTS85MS - Radiation Hardened 4-Bit Magnitude Comparator

Description

The Intersil HCTS85MS is a Radiation Hardened 4-bit high speed magnitude comparator.

Features

  • 3 Micron Radiation Hardened SOS CMOS Total Dose 200K RAD (Si) SEP Effective LET No Upsets: >100 MEV-cm2/mg Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/ Bit-Day (Typ) Dose Rate Survivability: >1 x 1012 RAD (Si)/s Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse Latch-Up Free Under Any Conditions Fanout (Over Temperature Range) -Standard Outputs: 10 LSTTL Loads Military Temper.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HCTS164MS 8-Bit Serial-In/Parallel-Out Shift Register Intersil
HCTS191MS Synchronous 4-Bit Up/Down Counter Intersil
HCTS20MS Radiation Hardened Dual 4-Input NAND Gate Intersil
HCTSM80101AAL High Clearance and Creepage Distance Transformers BOURNS
HCTSM80102AAL High Clearance and Creepage Distance Transformers BOURNS

Other Datasheets by Intersil (Renesas)

Part Number Description
HCTS86MS Radiation Hardened Quad 2-Input Exclusive OR Gate
HCTS00MS Radiation Hardened Quad 2-Input NAND Gate
HCTS02MS Radiation Hardened Quad 2-Input NOR Gate
HCTS04MS Radiation Hardened Hex Inverter
HCTS08MS Radiation Hardened Quad 2-Input AND Gate

Full PDF Text Transcription

Click to expand full text
HCTS85MS September 1995 Radiation Hardened 4-Bit Magnitude Comparator Pinouts 16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T16, LEAD FINISH C TOP VIEW B3 1 (AB)IN 4 (AB)OUT 7 GND 8 16 VCC 15 A3 14 B2 13 A2 12 A1 11 B1 10 A0 9 B0 Features • • • • • • • • • • • • 3 Micron Radiation Hardened SOS CMOS Total Dose 200K RAD (Si) SEP Effective LET No Upsets: >100 MEV-cm2/mg Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/ Bit-Day (Typ) Dose Rate Survivability: >1 x 1012 RAD (Si)/s Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse Latch-Up Free Under Any Conditions Fanout (Over Temperature Range) -Standard Outputs: 10 LSTTL Loads Military Temperature Range: -55oC to +125oC Significant Power Reduction Compared to LSTTL ICs DC O
Published: |