Datasheet4U Logo Datasheet4U.com

HCS74MS - Radiation Hardened Dual-D Flip-Flop

Description

The Intersil HCS74MS is a Radiation Hardened positive edge triggered flip-flop with set and reset.

The HCS74MS utilizes advanced CMOS/SOS technology to achieve high-speed operation.

This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.

Features

  • 3 Micron Radiation Hardened SOS CMOS.
  • Total Dose 200K RAD (Si).
  • SEP Effective LET No Upsets: >100 MEV-cm2/mg.
  • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/ Bit-Day (Typ).
  • Dose Rate Survivability: >1 x.
  • Dose Rate Upset >10 10 1012 RAD (Si)/s RAD (Si)/s 20ns Pulse.
  • Latch-Up Free Under Any Conditions.
  • Military Temperature Range: -55oC to +125oC.
  • Significant Power Reduction Compared to LSTTL ICs.
  • DC.

📥 Download Datasheet

Datasheet preview – HCS74MS

📁 Similar Datasheet

  • HCS70R180S - 700V N-Channel Super Junction MOSFET (SemiHow)
  • HCS70R230ST - 700V N-Channel Super Junction MOSFET (SemiHow)
  • HCS70R350E - 700V N-Channel Super Junction MOSFET (SemiHow)
  • HCS70R360S - N-Channel Super Junction MOSFET (SemiHow)
  • HCS70R600S - N-Channel Super Junction MOSFET (SemiHow)
  • HCS70R660S - N-Channel Super Junction MOSFET (SemiHow)
  • HCS7N70S - N-Channel Super Junction MOSFET (SemiHow)
  • HCS08 - Microcontrollers (Freescale Semiconductor)
  • HCS0805 - METAL STRIP CURRENT SENSING RESISTORS (HITANO)
  • HCS101 - Fixed Code Encoder (Microchip)
Other Datasheets by Intersil Corporation
  • HCS74T - Radiation Hardened Dual-D Flip-Flop
  • HCS00MS - Radiation Hardened Quad 2-Input NAND Gate
  • HCS02MS - Radiation Hardened Quad 2-Input NOR Gate
  • HCS04MS - Radiation Hardened Hex Inverter
  • HCS05MS - Radiation Hardened Hex Inverter with Open Drain
  • HCS08MS - Radiation Hardened Quad 2-Input AND Gate
  • HCS112MS - Radiation Hardened Dual JK Flip-Flop
  • HCS125MS - Radiation Hardened Quad Buffer

Full PDF Text Transcription

Click to expand full text
HCS74MS September 1995 Radiation Hardened Dual-D Flip-Flop with Set and Reset Pinouts 14 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T14, LEAD FINISH C TOP VIEW R1N 1 D1 2 CP1 3 S1N 4 Q1 5 Q1N 6 GND 7 14 VCC 13 R2N 12 D2 11 CP2 10 S2N 9 Q2 8 Q2N Features • 3 Micron Radiation Hardened SOS CMOS • Total Dose 200K RAD (Si) • SEP Effective LET No Upsets: >100 MEV-cm2/mg • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/ Bit-Day (Typ) • Dose Rate Survivability: >1 x • Dose Rate Upset >10 10 1012 RAD (Si)/s RAD (Si)/s 20ns Pulse • Latch-Up Free Under Any Conditions • Military Temperature Range: -55oC to +125oC • Significant Power Reduction Compared to LSTTL ICs • DC Operating Voltage Range: 4.5V to 5.
Published: |