Datasheet Details
| Part number | ACS630MS |
|---|---|
| Manufacturer | Intersil (now Renesas) |
| File Size | 489.73 KB |
| Description | Radiation Hardened EDAC |
| Download | ACS630MS Download (PDF) |
|
|
|
| Part number | ACS630MS |
|---|---|
| Manufacturer | Intersil (now Renesas) |
| File Size | 489.73 KB |
| Description | Radiation Hardened EDAC |
| Download | ACS630MS Download (PDF) |
|
|
|
The Intersil ACS630MS is a Radiation Hardened 16-bit parallel error detection and correction circuit.
It uses a modified Hamming code to generate a 6-bit check word from each 16-bit data word.
The check word is stored with the data word during a memory write cycle;
ACS630MS January 1996 Radiation Hardened EDAC (Error Detection and Correction Circuit) Pinouts 28 PIN CERAMIC DUAL-IN-LINE, MIL-STD-1835 DESIGNATOR CDIP2-T28, LEAD FINISH C TOP VIEW DEF 1 DB0 2 DB1 3 DB2 4 DB3 5 DB4 6.
| Part Number | Description |
|---|---|
| ACS00MS | Radiation Hardened Quad 2-Input NAND Gate |
| ACS02MS | Radiation Hardened Quad 2-Input NOR Gate |
| ACS03MS | Radiation Hardened Quad 2-Input NAND Gate |
| ACS04MS | Radiation Hardened Hex Inverter |
| ACS05MS | Radiation Hardened Hex Inverter |
| ACS08MS | Radiation Hardened Quad 2-Input AND Gate |
| ACS109MS | Radiation Hardened Dual J-K Flip-Flop |
| ACS10MS | Radiation Hardened Triple Three-Input NAND Gate |
| ACS112MS | Radiation Hardened Dual J-K Flip-Flop |
| ACS11MS | Radiation Hardened Triple 3-Input AND Gate |