Datasheet4U Logo Datasheet4U.com

28F128P33 - StrataFlash Embedded Memory

Description

at any time, without notice.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter.

Features

  • High performance:.
  • 85 ns initial access.
  • 52MHz with zero wait states, 17ns clock-todata output synchronous-burst read mode.
  • 25 ns asynchronous-page read mode.
  • 4-, 8-, 16-, and continuous-word burst mode.
  • Buffered Enhanced Factory Programming (BEFP) at 5 µs/byte (Typ).
  • 3.0 V buffered programming at 7 µs/byte (Typ).
  • Architecture:.
  • Multi-Level Cell Technology: Highest Density at Lowest Cost.
  • Asymmetrically-blocked arch.

📥 Download Datasheet

Datasheet Details

Part number 28F128P33
Manufacturer Intel
File Size 1.45 MB
Description StrataFlash Embedded Memory
Datasheet download datasheet 28F128P33 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
28F128P30 StrataFlash Embedded Memory Intel Corporation
28F128J3A (28FxxxJ3A) Intel StrataFlash Memory Intel Corporation
28F128L18 (28FxxxL18) StrataFlash Wireless Memory Intel Corporation
28F128L30 (28FxxxL30) Wireless Memory Intel Corporation
28F1000 MX28F1000 Macronix International

Other Datasheets by Intel

Part Number Description
28F128 3 Volt Intel StrataFlash Memory
28F128J3 (28FxxxJ3) Strata Flash Memory
28F128J3C Strata Flash Memory
28F128W18 1.8V Wireless Flash Memory
28F128W30 Wireless Flash Memory

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com Intel StrataFlash® Embedded Memory (P33) Datasheet Product Features High performance: — 85 ns initial access — 52MHz with zero wait states, 17ns clock-todata output synchronous-burst read mode — 25 ns asynchronous-page read mode — 4-, 8-, 16-, and continuous-word burst mode — Buffered Enhanced Factory Programming (BEFP) at 5 µs/byte (Typ) — 3.0 V buffered programming at 7 µs/byte (Typ) „ Architecture: — Multi-Level Cell Technology: Highest Density at Lowest Cost — Asymmetrically-blocked architecture — Four 32-KByte parameter blocks: top or bottom configuration — 128-KByte main blocks „ Voltage and Power: — VCC (core) voltage: 2.3 V – 3.6 V — VCCQ (I/O) voltage: 2.3 V – 3.
Published: |