

# Intel StrataFlash® Embedded Memory (P33)

### **Datasheet**

## **Product Features**

- High performance:
  - 85 ns initial access
  - 52MHz with zero wait states, 17ns clock-todata output synchronous-burst read mode
  - 25 ns asynchronous-page read mode
  - 4-, 8-, 16-, and continuous-word burst mode
  - Buffered Enhanced Factory Programming (BEFP) at 5 µs/byte (Typ)
  - 3.0 V buffered programming at 7 μs/byte (Typ)
- Architecture:
  - Multi-Level Cell Technology: Highest Density at Lowest Cost
  - Asymmetrically-blocked architecture
  - Four 32-KByte parameter blocks: top or bottom configuration
  - 128-KByte main blocks
- Voltage and Power:
  - V<sub>CC</sub> (core) voltage: 2.3 V 3.6 V
  - $V_{CCQ} (I/O)$  voltage: 2.3 V 3.6 V
  - Standby current: 70 μA (Typ) for 256-Mbit
  - 4-Word synchronous read current: 16 mA (Typ) at 52MHz
- Quality and Reliability
  - Operating temperature: -40 °C to +85 °C
  - Minimum 100,000 erase cycles per block
  - ETOX™ VIII process technology (130 nm)

### Security:

- One-Time Programmable Registers:
  - 64 unique factory device identifier bits
  - 64 user-programmable OTP bits
  - Additional 2048 user-programmable OTP bits
- Selectable OTP space in Main Array:
  - Four pre-defined 128-KByte blocks (top or bottom configuration.
- Entire Array OTP (Top or Bottom Config.)
- Absolute write protection:  $V_{PP} = V_{SS}$
- Power-transition erase/program lockout
- Individual zero-latency block locking
- Individual block lock-down
- Software:
  - 20 μs (Typ) program suspend

  - 20 μs (Typ) erase suspend
     Intel<sup>®</sup> Flash Data Integrator optimized
  - Basic Command Set and Extended Command Set compatible
  - Common Flash Interface capable
- Density and Packaging
  - 56-Lead TSOP package (64, 128, 256, 512-Mbit)
  - 64-Ball Intel® Easy BGA package (64, 128, 256, 512-Mbit)
  - Intel® QUAD+ SCSP (64, 128, 256, 512-Mbit)
  - 16-bit wide data bus

P33 is the latest generation of Intel StrataFlash® memory devices. Offered in 64-Mbit up through 512-Mbit densities, the P33 flash memory device brings reliable, two-bit-per-cell storage technology to the embedded flash market segment. Benefits include more density in less space, high-speed interface, lowest cost-per-bit NOR device, and support for code and data storage. Features include high-performance synchronous-burst read mode, fast asynchronous access times, low power, flexible security options, and three industry standard package choices.

P33 product family is manufactured using Intel<sup>®</sup> 130 nm ETOX™ VIII process technology.

Order Number: 314749-002US

August 2006



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

Intel the Intel logo, Intel StrataFlash, and ETOX are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

August 2006

www.DataSheet4U.com

Order Number: 314749-002US

\*Other names and brands may be claimed as the property of others.

Copyright  $\ensuremath{@}$  2006, Intel Corporation. All Rights Reserved.



## **Contents**

1.0	Intro	duction	. 7
	1.1	Nomenclature	. 7
	1.2	Acronyms	
	1.3	Conventions	. 7
2.0	Funct	tional Overview	. (
	2.1	Virtual Chip Enable Description	. 9
3.0	Packa	age Information	11
	3.1	56-Lead TSOP Package	
	3.2	64-Ball Easy BGA Package	
	3.3	QUAD+ SCSP Packages	15
4.0	Ballo	ut and Signal Descriptions	18
	4.1	Signal Ballout	18
	4.2	Signal Descriptions	21
	4.3	Dual Die SCSP Configurations	
	4.4	Memory Maps	25
5.0	Maxir	mum Ratings and Operating Conditions	28
	5.1	Absolute Maximum Ratings	
	5.2	Operating Conditions	29
6.0	Electi	rical Specifications	30
	6.1	DC Current Characteristics	30
	6.2	DC Voltage Characteristics	32
7.0	AC C	naracteristics	33
	7.1	AC Test Conditions	
	7.2	Capacitance	34
	7.3	AC Read Specifications	
	7.4	AC Write Specifications	
	7.5	Program and Erase Characteristics	43
8.0	Powe	er and Reset Specifications	44
	8.1	Power Up and Down	
	8.2	Reset Specifications	
	8.3	Power Supply Decoupling	45
9.0	Devic	e Operations	
	9.1	Bus Operations	
		9.1.1 Reads	
		9.1.2 Writes	
		9.1.3 Output Disable	
		9.1.5 Reset.	
	9.2	Device Commands	
	9.3	Command Definitions	
10.0	Read	Operations	51
	10.1	Asynchronous Page-Mode Read	
		Synchronous Burst-Mode Read	
		Read Configuration Register	
		10.3.1 Read Mode	53
		10.3.2 Latency Count	53



		10.3.3 WAIT Polarity	
		10.3.3.1 WAIT Signal Function	
		10.3.4 Data Hold	
		10.3.5 WAIT Delay	
		10.3.6 Burst Sequence	
		10.3.7 Clock Edge	
		10.3.8 Burst Wrap	
		10.3.9 Burst Length	58
11.0	Progr	ramming Operations	59
	11.1	Word Programming	59
		11.1.1 Factory Word Programming	
	11.2	Buffered Programming	
	11.3	Buffered Enhanced Factory Programming	61
		11.3.1 BEFP Requirements and Considerations	61
		11.3.2 BEFP Setup Phase	62
		11.3.3 BEFP Program/Verify Phase	
		11.3.4 BEFP Exit Phase	63
	11.4	Program Suspend	
	11.5	3	
	11.6	Program Protection	64
12.0	Erase	e Operations	65
	12.1	Block Erase	
	12.3		
		Erase Protection	
400			
13.0		rity Modes	
	13.1		
		13.1.1 Lock Block	
		13.1.2 Unlock Block	
		13.1.3 Lock-Down Block	
		13.1.4 Block Lock Status	
	13.2	Selectable One-Time Programmable Blocks	
	13.2	13.2.1 Permanent Block Locking of up to 512KB	
		13.2.2 Permanent Block Locking of up to Full Main Array	70
	13.3	Protection Registers	
	13.3	13.3.1 Reading the Protection Registers	
		13.3.2 Programming the Protection Registers	
		13.3.3 Locking the Protection Registers	
440	C:		
14.0	•	ial Read States	
	14.1	Read Status Register	
	110	14.1.1 Clear Status Register	
	14.2	Read Device Identifier	
	14.3	CFI Query	/5
Α	Write	e State Machine	76
В	Flows	charts	Q٥
ט			
С	Comn	mon Flash Interface	
	C.1	Query Structure Output	
	C.2	Query Structure Overview	
	C.3	CFI Query Identification String	
	C.4	Device Geometry Definition	94

## Intel StrataFlash® Embedded Memory P33



	C.5	Intel-Specific Extended Query Table	95
D	Addit	ional Information	101
E	Orde	ring Information for Discrete Products	102
F	Orde	ring Information for SCSP Products	103

August 2006 Order Number: 314749-002US Intel StrataFlash® Embedded Memory P33 Flash Memory Datasheet 5 WWW.DataSheet4U.com

August 2006 Order Number: 314749-002US www.DataSheet4U.com



# **Revision History**

Date	Revision	Description
April 2006	001	Initial release
August 2006	002	Product release



#### 1.0 Introduction

This document provides information about the Intel StrataFlash® Embedded Memory P33 device and describes its features, operation, and specifications.

#### 1.1 Nomenclature

 $V_{CC}$  (core) and  $V_{CCO}$  (I/O) voltage range of 2.3 V – 3.6 V 3.0 V:

9.0 V : V<sub>PP</sub> voltage range of 8.5 V – 9.5 V

A group of bits, bytes, or words within the flash memory array that erase simultaneously when the Erase command is issued to the device. The Intel StrataFlash® Embedded Memory P33 has two block sizes: 32-Block:

KByte and 128-KByte.

An array block that is usually used to store code and/or data. Main Main block:

blocks are larger than parameter blocks.

An array block that is usually used to store frequently changing data or Parameter block:

small system parameters that traditionally would be stored in EEPROM.

A device with its parameter blocks located at the highest physical Top parameter device:

address of its memory map.

A device with its parameter blocks located at the lowest physical Bottom parameter device :

address of its memory map.

### 1.2 **Acronyms**

BEFP: **Buffer Enhanced Factory Programming** 

CUI: Command User Interface

MLC: Multi-Level Cell

OTP: One-Time Programmable PLR: Protection Lock Register PR: Protection Register

RCR: Read Configuration Register RFU: Reserved for Future Use

SR: Status Register WSM: Write State Machine


#### 1.3 Conventions

VCC: Signal or voltage connection  $\mathbf{v}_{cc}$ : Signal or voltage level Ox: Hexadecimal number prefix Binary number prefix

SR[4]: Denotes an individual register bit.

Denotes a group of similarly named signals, such as address or data A[15:0]:

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet www.DataSheet4U.com





Denotes one element of a signal group membership, such as an individual address bit. A5 :

Bit: Binary unit Eight bits Byte:

Word : Two bytes, or sixteen bits

Kbit : 1024 bits KByte: 1024 bytes KWord: 1024 words Mbit : 1,048,576 bits MByte: 1,048,576 bytes MWord: 1,048,576 words

August 2006 Order Number: 314749-002US www.DataSheet4U.com



## 2.0 Functional Overview

This section provides an overview of the features and capabilities of the Kearny Family Flash memory.

The Intel StrataFlash<sup>®</sup> Embedded Memory P33 provides density upgrades from 64-Mbit through 512-Mbit. This family of devices provides high performance at low voltage on a 16-bit data bus. Individually erasable memory blocks are sized for optimum code and data storage.

Upon initial power up or return from reset, the device defaults to asynchronous pagemode read. Configuring the Read Configuration Register enables synchronous burstmode reads. In synchronous burst mode, output data is synchronized with a usersupplied clock signal. A WAIT signal provides an easy CPU-to-flash memory synchronization.

In addition to the enhanced architecture and interface, the device incorporates technology that enables fast factory program and erase operations. Designed for low-voltage systems, the Intel StrataFlash  $^{\circledR}$  Embedded Memory P33 supports read operations with  $V_{CC}$  at 3.0 V, and erase and program operations with  $V_{PP}$  at 3.0 V or 9.0 V. Buffered Enhanced Factory Programming (BEFP) provides the fastest flash array programming performance with  $V_{PP}$  at 9.0 V, which increases factory throughput. With  $V_{PP}$  at 3.0 V, VCC and VPP can be tied together for a simple, ultra low power design. In addition to voltage flexibility, a dedicated VPP connection provides complete data protection when  $V_{PP} \leq V_{PPLK}$ .

A Command User Interface (CUI) is the interface between the system processor and all internal operations of the device. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase and program. A Status Register indicates erase or program completion and any errors that may have occurred.

An industry-standard command sequence invokes program and erase automation. Each erase operation erases one block. The Erase Suspend feature allows system software to pause an erase cycle to read or program data in another block. Program Suspend allows system software to pause programming to read other locations. Data is programmed in word increments (16 bits).

The Intel StrataFlash<sup>®</sup> Embedded Memory P33 protection register allows unique flash device identification that can be used to increase system security. The individual Block Lock feature provides zero-latency block locking and unlocking. In addition, the Intel StrataFlash<sup>®</sup> Embedded Memory P33 may also pre-define main array space as One-Time Programmable (OTP).

## 2.1 Virtual Chip Enable Description

The Intel StrataFlash <sup>®</sup> Embedded Memory P33 512Mbit devices employ a Virtual Chip Enable which combines two 256-Mbit die with a common chip enable, F1-CE# for Quad+ packages or CE# for Easy BGA packages (refer to Figure 10 and Figure 11 for additional details). Address A24 (Quad+ package) or A25 (Easy BGA and TSOP package) is then used to select between the die pair with F1-CE# / CE# asserted depending upon the package option used. When chip enable is asserted and Quad+ A24 (EasyBGA A25) is low (V<sub>IL</sub>), The lower parameter die is selected; when chip enable is asserted and Quad+ A24 (EasyBGA A25) is high (V<sub>IH</sub>), the upper parameter die is selected. Refer to Table 1, "Flash Die Virtual Chip Enable Truth Table for 512Mbit Quad+ Package" and Table 2, "Flash Die Virtual Chip Enable Truth Table for 512Mbit TSOP / EasyBGA package" for additional details.

August 2006 Order Number: 314749-002US



## Table 1. Flash Die Virtual Chip Enable Truth Table for 512Mbit Quad+ Package

Die Selected	F1-CE#	A24
Lower Param Die	L	L
Upper Param Die	L	Н

# Table 2. Flash Die Virtual Chip Enable Truth Table for 512Mbit TSOP / EasyBGA package

Die Selected	CE#	A25
Lower Param Die	L	L
Upper Param Die	L	Н

August 2006 Order Number: 314749-002US www.DataSheet4U.com



# 3.0 Package Information

## 3.1 56-Lead TSOP Package

Figure 1. TSOP Mechanical Specifications




Table 3. TSOP Package Dimensions (Sheet 1 of 2)

Product Information	Symphol		Millimeters Inches				Notes	
Product Information	Symbol	Min	Nom	Max	Min	Nom	Max	Notes
Package Height	Α	-	-	1.200	-	-	0.047	
Standoff	A <sub>1</sub>	0.050	-	-	0.002	-	-	
Package Body Thickness	A <sub>2</sub>	0.965	0.995	1.025	0.038	0.039	0.040	
Lead Width	b	0.100	0.150	0.200	0.004	0.006	0.008	
Lead Thickness	С	0.100	0.150	0.200	0.004	0.006	0.008	
Package Body Length	D <sub>1</sub>	18.200	18.400	18.600	0.717	0.724	0.732	4
Package Body Width	E	13.800	14.000	14.200	0.543	0.551	0.559	4
Lead Pitch	е	-	0.500	-	-	0.0197	-	
Terminal Dimension	D	19.800	20.00	20.200	0.780	0.787	0.795	
Lead Tip Length	L	0.500	0.600	0.700	0.020	0.024	0.028	

August 2006 Order Number: 314749-002US



#### TSOP Package Dimensions (Sheet 2 of 2) Table 3.

Product Information	Symbol		Millimeters			Notes		
Product Information	Зуппон	Min	Nom	Max	Min	Nom	Max	Notes
Lead Count	N	-	56	-	-	56	-	
Lead Tip Angle	ý	0°	3°	5°	0°	3°	5°	
Seating Plane Coplanarity	Υ	-	-	0.100	-	-	0.004	
Lead to Package Offset	Z	0.150	0.250	0.350	0.006	0.010	0.014	

- Notes:
  1.
  2.
  3.
  4. One dimple on package denotes Pin 1. If two dimples, then the larger dimple denotes Pin 1. Pin 1 will always be in the upper left corner of the package, in reference to the product mark. Daisy Chain Evaluation Unit information is at Intel® Flash Memory Packaging Technology http://developer.intel.com/design/flash/packtech.

August 2006 Order Number: 314749-002US www.DataSheet4U.com



## 3.2 64-Ball Easy BGA Package

Figure 2. 64-Mbit and 128-Mbit Easy BGA Mechanical Specifications




Table 4. 64-Mbit and 128-Mbit Easy BGA Package Dimensions

Due don't before attend	Complete		Millimeter	s		Inches		N1-4
Product Information	Symbol	Min	Nom	Max	Min	Nom	Max	Notes
Package Height	А	-	-	1.200	-	-	0.0472	
Ball Height	A1	0.250	-	-	0.0098	-	-	
Package Body Thickness	A2	-	0.780	-	-	0.0307	-	
Ball (Lead) Width	b	0.330	0.430	0.530	0.0130	0.0169	0.0209	
Package Body Width	D	9.900	10.000	10.100	0.3898	0.3937	0.3976	1
Package Body Length	E	7.900	8.000	8.100	0.3110	0.3149	0.3189	1
Pitch	[e]	-	1.000	-	-	0.0394	-	
Ball (Lead) Count	N	-	64	-	-	64	-	
Seating Plane Coplanarity	Υ	-	-	0.100	-	-	0.0039	
Corner to Ball A1 Distance Along D	S1	1.400	1.500	1.600	0.0551	0.0591	0.0630	1
Corner to Ball A1 Distance Along E	S2	0.400	0.500	0.600	0.0157	0.0197	0.0236	1

### Notes:

August 2006 Order Number: 314749-002US

<sup>1.</sup> Daisy Chain Evaluation Unit information is at Intel® Flash Memory Packaging Technology http://developer.intel.com/design/flash/packtech.

August 2006

www.DataSheet4U.com

Order Number: 314749-002US



Ball A1 Ball A1 Corner Corner D S1, 7 6 3 2 A 0 0 0 0 0 0 B 0 0 0 0 0 0 0 COOCOOOO  $\bullet \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$ Е F 0 0 0 0 0 0 0  $G \bigcirc O \bigcirc O \bigcirc O \bigcirc O \bigcirc O$ • 0 0 0 0 0 0 0 0 +00000000 H O O O O O O O Bottom View - Ball Side Up Top View - Ball side down Α1 Α2 Seating Plane Note: Drawing not to scale

Figure 3. 256-Mbit and 512-Mbit Easy BGA Mechanical Specifications

Table 5. 256-Mbit and 512-Mbit Easy BGA Package Dimensions

Product Information	Cumbal	1	Millimeter	s		Inches		Netco
Product Information	Symbol	Min	Nom	Max	Min	Nom	Max	Notes
Package Height (256-Mbit)	А	-	-	1.200	-	-	0.0472	
Package Height (512-Mbit)	А	-	-	1.300	-	-	0.0512	
Ball Height	A1	0.250	-	-	0.0098	-	-	
Package Body Thickness (256-Mbit)	A2	-	0.780	-	-	0.0307	-	
Package Body Thickness (512-Mbit)	A2	-	0.910	-	-	0.0358	-	
Ball (Lead) Width	b	0.330	0.430	0.530	0.0130	0.0169	0.0209	
Package Body Width	D	9.900	10.000	10.100	0.3898	0.3937	0.3976	1
Package Body Length	E	12.900	13.000	13.100	0.5079	0.5118	0.5157	1
Pitch	[e]	-	1.000	-	-	0.0394	-	
Ball (Lead) Count	N	-	64	-	-	64	-	
Seating Plane Coplanarity	Υ	-	-	0.100	-	-	0.0039	
Corner to Ball A1 Distance Along D	S1	1.400	1.500	1.600	0.0551	0.0591	0.0630	1
Corner to Ball A1 Distance Along E	S2	2.900	3.000	3.100	0.1142	0.1181	0.1220	1


### Notes:

Daisy Chain Evaluation Unit information is at Intel® Flash Memory Packaging Technology http://developer.intel.com/ design/flash/packtech.



## 3.3 QUAD+ SCSP Packages


Figure 4. 64/128-Mbit, 88-ball (80 active) QUAD+ SCSP Specifications (8x10x1.2 mm)



August 2006 Order Number: 314749-002US Intel<sup>®</sup> P33 Flash Memory Datasheet 15 WWW.DataSheet4U.com



Figure 5. 256-Mbit, 88-ball (80 active) QUAD+ SCSP Specifications (8x11x1.0 mm)




Note: Dimensions A1, A2, and b are preliminary

			Millimete	ers		Inches	
Dimensions	Symbol	Min	Nom	Max	Min	Nom	Max
Package Height	A	-	-	1.000	-	_	0.0394
Ball Height	A1	0.117	-	-	0.0046	_	-
Package Body Thickness	A2	-	0.740	-	-	0.0291	-
Ball (Lead) Width	b	0.300	0.350	0.400	0.0118	0.0138	0.0157
Package Body Length	D	10.900	11.00	11.100	0.4291	0.4331	0.4370
Package Body Width	Е	7.900	8.00	8.100	0.3110	0.3150	0.3189
Pitch	e	-	0.80	-	-	0.0315	-
Ball (Lead) Count	N	-	88	-	-	88	-
Seating Plane Coplanarity	Y	-	-	0.100	-	-	0.0039
Corner to Ball A1 Distance Along E	S1	1.100	1.200	1.300	0.0433	0.0472	0.0512
Corner to Ball A1 Distance Along D	S2	1.000	1.100	1.200	0.0394	0.0433	0.0472

August 2006
Order Number: 314749-002US
www.DataSheet4U.com



Figure 6. 512-Mbit, 88-ball (80 active) QUAD+ SCSP Specifications (8x11x1.2 mm)



August 2006 Order Number: 314749-002US Intel<sup>®</sup> P33 Flash Memory Datasheet 17 WWW.DataSheet4U.com

August 2006

www.DataSheet4U.com


Order Number: 314749-002US



## **Ballout and Signal Descriptions**

### 4.1 **Signal Ballout**

Figure 7. 56-Lead TSOP Pinout (64/128/256/512-Mbit)




## Notes:

- A1 is the least significant address bit.
- A23 is valid for 128-Mbit densities and above; otherwise, it is a no connect (NC). A24 is valid for 256-Mbit densities; otherwise, it is a no connect (NC). A25 is valid for 512-Mbit densities; otherwise, it is a no connect (NC). 2.
- 3.
- 4.
- Synchronous burst read operation is currently not supported for the TSOP package. The synchronous read input signals (i.e. ADV# and CLK) should be tied off to support asynchronous reads. See Section 4.2, "Signal Descriptions" on page 21.



## Figure 8. 64-Ball Easy BGA Ballout (64/128/256/512-Mbit)



### Notes:

- A1 is the least significant address bit.
- 2. A23 is valid for 128-Mbit densities and above; otherwise, it is a no connect (NC).
- 3. A24 is valid for 256-Mbit densities and above; otherwise, it is a no connect (NC).
- 4. A25 is valid for 512-Mbit densities; otherwise, it is a no connect (NC).

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory
Datasheet
19
www.DataSheet4U.com

August 2006 Order Number: 314749-002US www.DataSheet4U.com



Figure 9. 88-Ball (80-Active Ball) QUAD+ SCSP Ballout

<u>Pin 1</u>	1	2	3	4	5	6	7	8	
Α	DU	DU	Depop	Depop	Depop	Depop	DU	DU	Α
В	A4	A18	A19	vss	vcc	vcc	A21	A11	В
С	A5	RFU	A23	VSS	RFU	CLK	A22	A12	С
D	А3	A17	A24	VPP	RFU	RFLI	А9	A13	D
E	A2	A7	RFU	WP#	ADV#	A20	A10	A15	E
F	A1	A6	rfu	RST#	WE#	A8	A14	A16	F
G	Α0	DQ8	DQ2	DQ10	DQ5	DQ13	WAIT	F2-CE#	G
Н	RFU	DQ0	DQ1	DQ3	DQ12	DQ14	DQ7	F2-OE#	н
J	RFU	F1-OE#	DQ9	DQ11	DQ4	DQ6	DQ15	VCCQ	J
K	F1-CE#	RFU	RFU	RFU	RFU	vcc	VCCQ	RFU	К
L	vss	vss	VCCQ	vcc	vss	vss	vss	vss	L
М	DU	DU	Depop	Depop	Depop	Depop	DU	DU	М
	1	2	3	4	5	6	7	8	

### Notes:

- 1. 2.
- A22 is valid for 128-Mbit densities and above; otherwise, it is a no connect (NC). A23 is valid for 256-Mbit densities and above; otherwise, it is a no connect (NC). A24 is valid for 512-Mbit densities and above; otherwise, it is a no connect (NC). 3.
- 4. F2-CE# and F2-OE# are no connects (NC).



## 4.2 Signal Descriptions

This section has signal descriptions for the various Intel StrataFlash  $^{\circledR}$  Embedded Memory P33 packages.

Table 6. TSOP and Easy BGA Signal Descriptions (Sheet 1 of 2)

Symbol	Туре	Name and Function			
A[MAX:1]	Input	ADDRESS INPUTS: Device address inputs. 64-Mbit: A[22:1]; 128-Mbit: A[23:1]; 256-Mbit: A[24:1]; 512-Mbit: A[25:1]. Note: The virtual selection of the 256-Mbit "Top parameter" die in the dual-die 512-Mbit configuration is accomplished by setting A[25] high (V <sub>IH</sub> )			
DQ[15:0]	Input/ Output	DATA INPUT/OUTPUTS: Inputs data and commands during write cycles; outputs data during memory, Status Register, Protection Register, and Read Configuration Register reads. Data balls float when the CE# or OE# are deasserted. Data is internally latched during writes.			
ADV#	Input	ADDRESS VALID: Active low input. During synchronous read operations, addresses are latched of the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first. In asynchronous mode, the address is latched when ADV# going high or continuously flows through if ADV# is held low.  WARNING: Designs not using ADV# must tie it to VSS to allow addresses to flow through.			
CE#	Input	FLASH CHIP ENABLE: Active low input. CE# low selects the associated flash memory die. When asserted, flash internal control logic, input buffers, decoders, and sense amplifiers are active. When deasserted, the associated flash die is deselected, power is reduced to standby levels, data and WAIT outputs are placed in high-Z state.  WARNING: All chip enables must be high when device is not in use.			
CLK	Input	<b>CLOCK:</b> Synchronizes the device with the system's bus frequency in synchronous-read mode. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first.  WARNING: Designs not using CLK for synchronous read mode must tie it to VCCQ or VSS.			
OE#	Input	<b>OUTPUT ENABLE:</b> Active low input. OE# low enables the device's output data buffers during read cycles. OE# high places the data outputs and WAIT in High-Z.			
RST#	Input	<b>RESET:</b> Active low input. RST# resets internal automation and inhibits write operations. This provides data protection during power transitions. RST# high enables normal operation. Exit from reset places the device in asynchronous read array mode.			
WAIT	Output	<ul> <li>WAIT: Indicates data valid in synchronous array or non-array burst reads. Read Configuration Register bit 10 (RCR[10], WT) determines its polarity when asserted. WAIT's active output is V<sub>OL</sub> or V<sub>OH</sub> when CE# and OE# are V<sub>IL</sub>. WAIT is high-Z if CE# or OE# is V<sub>IH</sub>.</li> <li>In synchronous array or non-array read modes, WAIT indicates invalid data when asserted and valid data when deasserted.</li> <li>In asynchronous page mode, and all write modes, WAIT is deasserted.</li> </ul>			
WE#	Input	<b>WRITE ENABLE:</b> Active low input. WE# controls writes to the device. Address and data are latched on the rising edge of WE#.			
WP#	Input	WRITE PROTECT: Active low input. WP# low enables the lock-down mechanism. Blocks in lock-down cannot be unlocked with the Unlock command. WP# high overrides the lock-down function enabling blocks to be erased or programmed using software commands.			
VPP	Power/ Input	Erase and Program Power: A valid voltage on this pin allows erasing or programming. Memory contents cannot be altered when $V_{PP} \leq V_{PPLK}$ . Block erase and program at invalid $V_{PP}$ voltages should not be attempted. Set $V_{PP} = V_{PPL}$ for in-system program and erase operations. To accommodate resistor or diode drops from the system supply, the $V_{IH}$ level of $V_{PP}$ can be as low as $V_{PPL}$ min. $V_{PP}$ must remain above $V_{PPL}$ min to perform in-system flash modification. VPP may be 0 V during read operations. $V_{PPH}$ can be applied to main blocks for 1000 cycles maximum and to parameter blocks for 2500 cycles. VPP can be connected to 9 V for a cumulative total not to exceed 80 hours. Extended use of this pin at 9 V may reduce block cycling capability.			
VCC	Power	<b>Device Core Power Supply:</b> Core (logic) source voltage. Writes to the flash array are inhibited when $V_{CC} \le V_{LKO}$ . Operations at invalid $V_{CC}$ voltages should not be attempted.			
VCCQ	Power	Output Power Supply: Output-driver source voltage.			
VSS	Power	Ground: Connect to system ground. Do not float any VSS connection.			

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 21 www.DataSheet4U.com

August 2006 Order Number: 314749-002US www.DataSheet4U.com



## Table 6. TSOP and Easy BGA Signal Descriptions (Sheet 2 of 2)

Symbol	Туре	Name and Function		
RFU	_	Reserved for Future Use: Reserved by Intel for future device functionality and enhancement. These should be treated in the same way as a Do Not Use (DU) signal.		
DU	_	Do Not Use: Do not connect to any other signal, or power supply; must be left floating.		
NC	_	No Connect: No internal connection; can be driven or floated.		

## Table 7. QUAD+ SCSP Signal Descriptions (Sheet 1 of 2)

Symbol	Туре	Name and Function				
A[MAX:0]	Input	ADDRESS INPUTS: Device address inputs. 64-Mbit: A[21:0]; 128-Mbit: A[22:0]; 256-Mbit: A[23:0]; 512-Mbit: A[24:0]. Note: The virtual selection of the 256-Mbit "Top parameter" die in the dual-die 512-Mbit configuration is accomplished by setting A[24] high (V <sub>IH</sub> ).				
DQ[15:0]	Input/ Output	<b>DATA INPUT/OUTPUTS:</b> Inputs data and commands during write cycles; outputs data during memory, Status Register, Protection Register, and Read Configuration Register reads. Data balls float when the CE# or OE# are deasserted. Data is internally latched during writes.				
ADV#	Input	ADDRESS VALID: Active low input. During synchronous read operations, addresses are latched of the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first. In asynchronous mode, the address is latched when ADV# going high or continuously flows throug if ADV# is held low.  WARNING: Designs not using ADV# must tie it to VSS to allow addresses to flow through.				
F1-CE# F2-CE#	Input	FLASH CHIP ENABLE: Active low input. CE# low selects the associated flash memory die. When asserted, flash internal control logic, input buffers, decoders, and sense amplifiers are active. When deasserted, the associated flash die is deselected, power is reduced to standby levels, data and WAIT outputs are placed in high-Z state. Note: F2-CE# is a NC for this part  See Figure 11, "512-Mbit QUAD+ SCSP Top or Bottom Parameter Block Diagram" on page 24 for CE# assignments.  WARNING: All chip enables must be high when device is not in use.				
CLK	Input	CLOCK: Synchronizes the device with the system's bus frequency in synchronous-read mode. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first.  WARNING: Designs not using CLK for synchronous read mode must tie it to VCCQ or VSS.				
F1-OE# F2-OE#	Input	<b>OUTPUT ENABLE:</b> Active low input. OE# low enables the device's output data buffers during reac cycles. OE# high places the data outputs and WAIT in High-Z. Note: F2-OE# is a NC for this part. F1-OE# and F2-OE# should be tied together for all densities.				
RST#	Input	<b>RESET:</b> Active low input. RST# resets internal automation and inhibits write operations. This provides data protection during power transitions. RST# high enables normal operation. Exit from reset places the device in asynchronous read array mode.				
WAIT	Output	<ul> <li>WAIT: Indicates data valid in synchronous array or non-array burst reads. Read Configuration Register bit 10 (RCR[10], WT) determines its polarity when asserted. WAIT's active output is V<sub>OL</sub> or V<sub>OH</sub> when CE# and OE# are V<sub>IL</sub>. WAIT is high-Z if CE# or OE# is V<sub>IH</sub>.</li> <li>In synchronous array or non-array read modes, WAIT indicates invalid data when asserted and valid data when deasserted.</li> <li>In asynchronous page mode, and all write modes, WAIT is deasserted.</li> </ul>				
WE#	Input	WRITE ENABLE: Active low input. WE# controls writes to the device. Address and data are latched on the rising edge of WE#.				
WP#	Input	WRITE PROTECT: Active low input. WP# low enables the lock-down mechanism. Blocks in lock-down cannot be unlocked with the Unlock command. WP# high overrides the lock-down function enabling blocks to be erased or programmed using software commands.				
VPP	Power/ Input	Erase and Program Power: A valid voltage on this pin allows erasing or programming. Memory contents cannot be altered when $V_{pp} \leq V_{PPLK}$ . Block erase and program at invalid $V_{pp}$ voltages should not be attempted. Set $V_{pp} = V_{ppL}$ for in-system program and erase operations. To accommodate resistor or diode drops from the system supply, the $V_{IH}$ level of $V_{pp}$ can be as low as $V_{ppL}$ min. $V_{pp}$ must remain above $V_{ppL}$ min to perform in-system flash modification. VPP may be 0 V during read operations. $V_{ppH}$ can be applied to main blocks for 1000 cycles maximum and to parameter blocks for 2500 cycles. VPP can be connected to 9 V for a cumulative total not to exceed 80 hours. Extended use of this pin at 9 V may reduce block cycling capability.				

## Intel StrataFlash® Embedded Memory P33



## Table 7. QUAD+ SCSP Signal Descriptions (Sheet 2 of 2)

Symbol	Туре	Name and Function			
vcc	Power	<b>Pevice Core Power Supply:</b> Core (logic) source voltage. Writes to the flash array are inhibited when $V_{CC} \le V_{LKO}$ . Operations at invalid $V_{CC}$ voltages should not be attempted.			
VCCQ	Power	Output Power Supply: Output-driver source voltage.			
VSS	Power	Ground: Connect to system ground. Do not float any VSS connection.			
RFU	_	Reserved for Future Use: Reserved by Intel for future device functionality and enhancement. These should be treated in the same way as a Do Not Use (DU) signal.			
DU	_	Do Not Use: Do not connect to any other signal, or power supply; must be left floating.			
NC	_	No Connect: No internal connection; can be driven or floated.			

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 23 WWW.DataSheet4U.com

August 2006 Order Number: 314749-002US www.DataSheet4U.com



## 4.3 **Dual Die SCSP Configurations**

Figure 10. 512-Mbit Easy BGA / TSOP Top or Bottom Parameter Block Diagram





Figure 11. 512-Mbit QUAD+ SCSP Top or Bottom Parameter Block Diagram





## 4.4 Memory Maps

Table 8 through Table 10 show the Intel StrataFlash® Embedded Memory P33 maps. The memory array is divided into multiple 8-Mbit Programming Regions (see Section 11.0, "Programming Operations" on page 59).

Table 8. Discrete Top Parameter Memory Maps (all packages)

	Size (KB)	Blk	64-Mbit
	32	66	3FC000 - 3FFFFF
ing	:	::	:
One Programming Region	32	63	3F0000 - 3F3FFF
Or gra Reg	128	62	3E0000 - 3EFFFF
Pro	:	:	:
	128	56	380000 - 38FFFF
ō	128	55	370000 - 37FFFF
n min ns	128	54	360000 - 36FFFF
eve am	÷	:	i
Seven Programming Regions	128	1	010000 - 01FFFF
ď	128	0	000000 - 00FFFF

	Size (KB)	Blk	128-Mbit
	32	130	7FC000 - 7FFFFF
ing	:	:	i i
One Programming Region	32	127	7F0000 - 7F3FFF
Or gra Reg	128	126	7E0000 - 7EFFFF
Pro	:	:	÷
	128	120	780000 - 78FFFF
0	128	119	770000 - 77FFFF
m min ns	128	118	760000 - 76FFFF
Fifteen grammi Regions	:	:	i i
Fifteen Programming Regions	128	1	010000 - 01FFFF
٩	128	0	000000 - 00FFFF

	Size (KB)	Blk	256-Mbit
	32	258	FFC000 - FFFFFF
ing	:	:	:
One Programming Region	32	255	FF0000 - FF3FFF
Or gra Reg	128	254	FE0000 - FEFFFF
Pro	÷	:	
	128	248	F80000 - F8FFFF
g	128	247	F70000 - F7FFFF
One min ns	128	246	F60000 - F6FFFF
ty-( am	÷	::	••••
Thirty-One Programming Regions	128	1	010000 - 01FFFF
<u> </u>	128	0	000000 - 00FFFF

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 25 WWW.DataSheet4U.com



## Table 9. Discrete Bottom Parameter Memory Maps (all packages)

	Size (KB)	Blk	64-Mbit
g	128	66	3F0000 - 3FFFFF
Seven Programming Regions	128	65	3E0000 - 3EFFFF
Seven grammi Regions	:	:	:
S rogr Re	128	12	090000 - 09FFFF
Ь	128	11	080000 - 08FFFF
	128	10	070000 - 07FFFF
ing	÷	:	i
One ramm egion	128	4	010000 - 01FFFF
Or gra Reg	32	3	00C000 - 00FFFF
One Programming Region	÷	:	:
	32	0	000000 - 003FFF

	Size (KB)	Blk	128-Mbit
g	128	130	7F0000 - 7FFFFF
Fifteen Programming Regions	128	129	7E0000 - 7EFFFF
Fifteen grammi Regions	:	:	i i
Fi rogr Re	128	12	090000 - 09FFFF
P	128	11	080000 - 08FFFF
	128	10	070000 - 07FFFF
ing	:	:	:
One Programming Region	128	4	010000 - 01FFFF
One gramm Region	32	3	00C000 - 00FFFF
Pro	:	:	:
	32	0	000000 - 003FFF

	Size (KB)	Blk	256-Mbit
g	128	258	FF0000 - FFFFFF
One min ns	128	257	FE0000 - FEFFFF
Thirty-One Programming Regions	:	:	:
Thir rogr Re	128	12	090000 - 09FFFF
_ <u>P</u>	128	11	080000 - 08FFFF
	128	10	070000 - 07FFFF
ing	:	:	:
One ramm egion	128	4	010000 - 01FFFF
One Programming Region	32	3	00C000 - 00FFFF
Pro	:	:	:
	32	0	000000 - 003FFF



*Note:* The Dual-Die memory map are the same for both parameter options.

Table 10. 512-Mbit Top and Bottom Parameter Memory Map (Easy BGA, TSOP, and QUAD+ SCSP)

		512-Mk	oit Flash (2x256-Mbit w/ 1CE)
Die Stack Config	Size (KB)	Blk	Address Range
	32	517	1FFC000 - 1FFFFFF
	:	:	÷
256-Mbit	32	514	1FF0000 - 1FF3FFF
Top Parameter Die	128	513	1FE0000 - 1FEFFFF
	÷	i.	:
	128	259	1000000 - 100FFFF
	128	258	FF0000 - FFFFFF
	:	:	:
256-Mbit	128	4	010000 - 01FFFF
Bottom Parameter Die	32	3	00C000 - 00FFFF
	:	:	:
	32	0	000000 - 003FFF

Note: Refer to 256-Mbit Memory Map (Table 8 and Table 9) for Programming Region information.

August 2006 Order Number: 314749-002US

August 2006

www.DataSheet4U.com

Order Number: 314749-002US



## **Maximum Ratings and Operating Conditions**

### 5.1 **Absolute Maximum Ratings**

Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent Warning: damage. These are stress ratings only.

#### Table 11. **Absolute Maximum Ratings**

Parameter	Maximum Rating	Notes
Temperature under bias	-40 °C to +85 °C	
Storage temperature	-65 °C to +125 °C	
Voltage on any signal (except VCC, VPP)	-0.5 V to +4.1 V	1
VPP voltage	-0.2 V to +10 V	1,2,3
VCC voltage	-0.2 V to +4.1 V	1
VCCQ voltage	-0.2 V to +4.1 V	1
Output short circuit current	100 mA	4

### Notes:

- Voltages shown are specified with respect to  $V_{SS}$ . Minimum DC voltage is -0.5 V on input/output signals and -0.2 V on  $V_{CC}$ ,  $V_{CCQ}$ , and  $V_{PP}$  During transitions, this level may undershoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on  $V_{CC}$  is  $V_{CC} + 0.5$  V, which, during transitions, may overshoot to  $V_{CC} + 2.0$  V for periods less than 20 ns. Maximum DC voltage on input/output signals and  $V_{CCQ}$  is  $V_{CCQ} + 0.5$  V, which, during transitions, may overshoot to  $V_{CCQ} + 2.0$  V for periods less than 20 ns. than 20 ns.
- Maximum DC voltage on  $V_{pp}$  may overshoot to +11.5 V for periods less than 20 ns. Program/erase voltage is typically 2.3 V 3.6 V. 9.0 V can be applied for 80 hours maximum total, to any blocks for 1000 cycles maximum. 9.0 V program/erase voltage may reduce block cycling
- 4. Output shorted for no more than one second. No more than one output shorted at a time.



### **Operating Conditions** 5.2

Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability. Note:

#### **Operating Conditions** Table 12.

Symbol	Parameter	Min	Max	Units	Notes	
T <sub>C</sub>	Operating Temperature	64Mb - 512Mb		+85	°C	1
V <sub>CC</sub>	VCC Supply Voltage	2.3	3.6			
V	I/O Supply Voltage	CMOS inputs	2.3	3.6		
V <sub>CCQ</sub>	170 Supply Voltage	TTL inputs	2.4	3.6	V	
V <sub>PPL</sub>	V <sub>PP</sub> Voltage Supply (Logic Level)	1.5	3.6			
$V_{PPH}$	Factory word programming V <sub>PP</sub>		8.5	9.5		
t <sub>PPH</sub>	Maximum VPP Hours	$V_{PP} = V_{PPH}$	-	80	Hours	2
Block	Main and Parameter Blocks	$V_{PP} = V_{PPL}$	100,000	-		2
Erase	Main Blocks	$V_{PP} = V_{PPH}$	-	1000	Cycles	
Cycles	Parameter Blocks	-	2500			

## Notes:

August 2006 Order Number: 314749-002US

Intel® P33 Flash Memory Datasheet www.DataSheet4U.com

 $T_{C}$  = Case Temperature. In typical operation VPP program voltage is  $V_{PPL}$ .

August 2006 Order Number: 314749-002US www.DataSheet4U.com



# 6.0 Electrical Specifications

## 6.1 DC Current Characteristics

Table 13. DC Current Characteristics (Sheet 1 of 2)

Sym	Parameter			Inp (V <sub>C</sub> ( 2.3 V	IOS outs - 3.6	(V <sub>C</sub> 2.4 V	nputs co = ' - 3.6	Unit	Test Conditions		Notes
				Тур	Max	Тур	Max				
ILI	Input Load Current		-	±1	-	±2	μΑ	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>CCQ</sub> = V <sub>CCQ</sub> Max V <sub>IN</sub> = V <sub>CCQ</sub> or V <sub>SS</sub>		1	
I <sub>LO</sub>	Output Leakage Current	DQ[15:0], \	WAIT	-	±1	-	±10	μΑ	$V_{CC} = V_{CC}Max$ $V_{CCQ} = V_{CCQ}Max$ $V_{IN} = V_{CCQ} \text{ or } V_{SS}$		ı
			64-Mbit	35	135	35	200		., ., .,		
			128-Mbit	45	155	45	220		$V_{CC} = V_{CC}Max$ $V_{CCQ} = V_{CCQ}N$	lax	
I <sub>CCS</sub> , I <sub>CCD</sub>	V <sub>CC</sub> Stand Power Dov	-	256-Mbit	70	195	70	350	μΑ	CE# = V <sub>CCQ</sub> RST# = V <sub>CCQ</sub> (for I <sub>CCS</sub> )  RST# = V <sub>SS</sub> (for I <sub>CCD</sub> )  WP# = V <sub>IH</sub>		1,2
,CCD	Tower Bo	vv11	512-Mbit	140	390	140	700				
									VVP# = VIH		
		Asynchrono Word f = 5 i	us Single- MHz (1 CLK)	14	16	14	16	mA	1-Word Read		
		Page-Mode Read f = 13 MHz (5 CLK)		9	10	9	10	mA	4-Word Read		
		Synchronous Burst f = 40MHz		13	17	n/a	n/a	mA	BL = 4W	$ \begin{aligned} & V_{CC} = V_{CC}Max \\ & CE\# = V_{IL} \\ & OE\# = V_{IH} \\ & Inputs: \ V_{IL} \ or \\ & V_{IH} \end{aligned} $	
	Average			15	19	n/a	n/a	mA	BL = 8W		
$I_{CCR}$	V <sub>CC</sub> Read			17	21	n/a	n/a	mA	BL = 16W		1
	Current			21	26	n/a	n/a	mA	BL = Cont.		
		Synchronous Burst		16	19	n/a	n/a	mA	BL = 4W		
				19	23	n/a	n/a	mA	BL = 8W		
		f = 52MHz		22	26	n/a	n/a	mA	BL = 16W		
					28	n/a	n/a	mA	BL = Cont.		
I <sub>CCW</sub>	V <sub>CC</sub> Progra	am Current,		36	51	36	51	A	$V_{PP} = V_{PPL}, pg$	m/ers in progress	1,3,5
I <sub>CCE</sub>	V <sub>CC</sub> Erase	Current		26	33	26	33	mA	V <sub>PP</sub> = V <sub>PPH</sub> , pgm/ers in progress		1,3,5
			64-Mbit	35	115	35	115				
		am Suspend	128-Mbit	45	135	45	135				
I <sub>CCWS</sub> , I <sub>CCES</sub>	Current, V <sub>CC</sub> Erase		256-Mbit	70	175	70	265	μΑ	CE# = V <sub>CCQ</sub> ; s	suspend in	1,3,4
ICCES	Suspend (		512-Mbit	140	350	140	530		19		
I <sub>PPS</sub> , I <sub>PPWS</sub> , I <sub>PPES</sub>	V <sub>PP</sub> Standby Current, V <sub>PP</sub> Program Suspend Current, V <sub>PP</sub> Erase Suspend Current		0.2	5	0.2	5	μΑ	$V_{PP} = V_{PPL}$ , suspend in progress		1,3	
I <sub>PPR</sub>	V <sub>PP</sub> Read			2	15	2	15	μΑ	$V_{pp} = V_{ppL}$		1,3

## Intel StrataFlash® Embedded Memory P33



#### DC Current Characteristics (Sheet 2 of 2) Table 13.

Sym	ym Parameter		CMOS Inputs (V <sub>CCQ</sub> = 2.3 V - 3.6 V)		TTL Inputs (V <sub>CCQ</sub> = 2.4 V - 3.6 V)		Test Conditions	Notes
		Тур	Max	Тур	Max			
	V <sub>PP</sub> Program Current	0.05 0.10 0.05 0.10		mA	$V_{PP} = V_{PPL}$ , program in progress			
I <sub>PPW</sub>	Vpp Frogram Current	8	22	8	22	IIIA	$V_{PP} = V_{PPH_i}$ program in progress	
less	V <sub>PP</sub> Erase Current	0.05	0.10	0.05	0.10	mA	V <sub>PP</sub> = V <sub>PPL</sub> , erase in progress	
I <sub>PPE</sub>	vpp Liase Current	8	22	8	22	IIIA	$V_{PP} = V_{PPH_i}$ erase in progress	

### Notes:

- 1. 2. 3. 4. 5.

- All currents are RMS unless noted. Typical values at typical  $V_{CC}$ ,  $T_{C} = +25$  °C.  $I_{CCS}$  is the average current measured over any 5 ms time interval 5  $\mu$ s after CE# is deasserted. Sampled, not 100% tested.  $I_{CCES}$  is specified with the device deselected. If device is read while in erase suspend, current is  $I_{CCES}$  plus  $I_{CCR}$ .  $I_{CCW}$   $I_{CCE}$  measured over typical or max times specified in Section 7.5, "Program and Erase Characteristics" on page 43.

August 2006 Order Number: 314749-002US

Intel<sup>®</sup> P33 Flash Memory Datasheet www.DataSheet4U.com



## **DC Voltage Characteristics**

#### Table 14. **DC Voltage Characteristics**

Sym	Parameter	CMOS Inputs (V <sub>CCQ</sub> = 2.3 V - 3.6 V)		TTL Inp (V <sub>CCQ</sub> = 2.4	outs <sup>(1)</sup> I V – 3.6 V)	Unit	Test Condition	Notes
		Min	Max	Min	Max			
V <sub>IL</sub>	Input Low Voltage	0	0.4	0	0.6	V		2
V <sub>IH</sub>	Input High Voltage	V <sub>CCQ</sub> - 0.4 V	V <sub>CCQ</sub>	2.0	V <sub>CCQ</sub>	V		
V <sub>OL</sub>	Output Low Voltage	-	0.1	-	0.1	٧	$\begin{array}{l} V_{CC} = V_{CC} Min \\ V_{CCQ} = V_{CCQ} Min \\ I_{OL} = 100 \; \mu A \end{array}$	
V <sub>OH</sub>	Output High Voltage	V <sub>CCQ</sub> - 0.1	-	V <sub>CCQ</sub> - 0.1	-	٧	$V_{CC} = V_{CC}Min$ $V_{CCQ} = V_{CCQ}Min$ $I_{OH} = -100 \mu A$	
V <sub>PPLK</sub>	V <sub>PP</sub> Lock-Out Voltage	-	0.4	-	0.4	V		3
V <sub>LKO</sub>	V <sub>CC</sub> Lock Voltage	1.5	-	1.5	-	V		
V <sub>LKOQ</sub>	V <sub>CCQ</sub> Lock Voltage	0.9	-	0.9	-	V		

### Notes:

Synchronous read mode is not supported with TTL inputs.  $V_{IL}$  can undershoot to -0.4 V and  $V_{IH}$  can overshoot to  $V_{CCO}$  + 0.4 V for durations of 20 ns or less.  $V_{PP} \le V_{PPLK}$  inhibits erase and program operations. Do not use  $V_{PPL}$  and  $V_{PPH}$  outside their valid ranges.


August 2006 Order Number: 314749-002US www.DataSheet4U.com



## 7.0 AC Characteristics


## 7.1 AC Test Conditions

## Figure 12. AC Input/Output Reference Waveform



**Note:** AC test inputs are driven at  $V_{CCQ}$  for Logic "1" and 0 V for Logic "0." Input/output timing begins/ends at  $V_{CCQ}/2$ . Input rise and fall times (10% to 90%) < 5 ns. Worst case speed occurs at  $V_{CC} = V_{CC}Min$ .

## Figure 13. Transient Equivalent Testing Load Circuit




### Notes:

- See the following table for component values.
- Test configuration component value for worst case speed conditions.
- 3. C<sub>L</sub> includes jig capacitance

## Table 15. Test configuration component value for worst case speed conditions

Test Configuration	C <sub>L</sub> (pF)
V <sub>CCQ</sub> Min Standard Test	30

## Figure 14. Clock Input AC Waveform



August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 33 www.DataSheet4U.com



### Capacitance 7.2

#### Table 16. Capacitance

Symbo	ol Parameter	Signals	Min	Тур	Max	Unit	Condition	Note
C <sub>IN</sub>	Input Capacitance	Address, Data, CE#, WE#, OE#, RST#, CLK, ADV#, WP#	2	6	7	pF	Typ temp = 25 °C, Max temp = 85 °C, V <sub>CC</sub> = (0 V - 3.6 V), V <sub>CCQ</sub> = (0 V - 3.6 V),	1,2,3
C <sub>OUT</sub>	Output Capacitance	Data, WAIT	2	4	5	pF	Discrete silicon die	

## Notes:

- Capacitance values are for a single die; for dual die, the capacitance values are doubled. Sampled, not 100% tested. Silicon die capacitance only, add 1 pF for discrete packages.

August 2006 Order Number: 314749-002US www.DataSheet4U.com



# 7.3 AC Read Specifications

Table 17. AC Read Specifications (Sheet 1 of 2)

Num	Symbol	Parameter		Min	Max	Unit	Notes	
Asynchro	onous Specifi	cations					•	
				85	-	ns		
R1	t <sub>AVAV</sub>	Read cycle time	256/512M TSOP	95		ns		
				-	85	ns		
R2	t <sub>AVQV</sub>	Address to output valid	256/512M TSOP		95	ns		
				-	85	ns		
R3	t <sub>ELQV</sub>	CE# low to output valid	256/512M TSOP		95	ns		
R4	t <sub>GLQV</sub>	OE# low to output valid	OE# low to output valid			ns	1,2	
R5	t <sub>PHQV</sub>	RST# high to output valid		-	150	ns	1	
R6	t <sub>ELQX</sub>	CE# low to output in low-Z		0	-	ns	1,3	
R7	t <sub>GLQX</sub>	OE# low to output in low-Z		0	-	ns	1,2,3	
R8	t <sub>EHQZ</sub>	CE# high to output in high-Z	-	24	ns			
R9	t <sub>GHQZ</sub>	OE# high to output in high-Z		-	24	ns	1,3	
R10	t <sub>OH</sub>	Output hold from first occurring address change	0	-	ns			
R11	t <sub>EHEL</sub>	CE# pulse width high	20	-	ns	1		
R12	t <sub>ELTV</sub>	CE# low to WAIT valid	-	17	ns	1 '		
R13	t <sub>EHTZ</sub>	CE# high to WAIT high-Z			20	ns	1,3	
R15	t <sub>GLTV</sub>	OE# low to WAIT valid		-	17	ns	1	
R16	t <sub>GLTX</sub>	OE# low to WAIT in low-Z		0	-	ns	1.2	
R17	t <sub>GHTZ</sub>	OE# high to WAIT in high-Z		-	20	ns	1,3	
Latching	Specification	ns					•	
R101	t <sub>AVVH</sub>	Address setup to ADV# high		10	-	ns		
R102	t <sub>ELVH</sub>	CE# low to ADV# high		10	-	ns		
D102		ADM// Investor and trade		-	85	ns	1	
R103	t <sub>VLQV</sub>	ADV# low to output valid	256M TSOP		95	ns	1	
R104	t <sub>VLVH</sub>	ADV# pulse width low	-	10	-	ns		
R105	t <sub>VHVL</sub>	ADV# pulse width high		10	-	ns		
R106	t <sub>VHAX</sub>	Address hold from ADV# high	9	-	ns	1,4		
R108	t <sub>APA</sub>	Page address access	-	25	ns	1		
R111	t <sub>phvh</sub>	RST# high to ADV# high	30	-	ns	1		
Clock Sp	ecifications			•	•	•	•	
R200	f <sub>CLK</sub>	CLK frequency		-	52	MHz		
R201	t <sub>CLK</sub>	CLK period		19.2	-	ns	1, 2, 5	
R202	t <sub>CH/CL</sub>	CLK high/low time		5	-	ns	1,3,5,	
R203	t <sub>FCLK/RCLK</sub>	CLK fall/rise time		-	3	ns		

August 2006 Order Number: 314749-002US Intel<sup>®</sup> P33 Flash Memory Datasheet <sup>35</sup> **www.DataSheet4U.com** 

August 2006 Order Number: 314749-002US www.DataSheet4U.com




Table 17. AC Read Specifications (Sheet 2 of 2)

Num	Symbol	Parameter		Max	Unit	Notes				
Synchro	Synchronous Specifications <sup>(5,6)</sup>									
R301	t <sub>AVCH/L</sub>	Address setup to CLK	9	-	ns					
R302	t <sub>VLCH/L</sub>	ADV# low setup to CLK	9	-	ns	1				
R303	t <sub>ELCH/L</sub>	CE# low setup to CLK	9	-	ns	'				
R304	t <sub>CHQV</sub> / t <sub>CLQV</sub>	CLK to output valid	-	17	ns					
R305	t <sub>CHQX</sub>	Output hold from CLK	3	-	ns	1,7				
R306	t <sub>CHAX</sub>	Address hold from CLK	10	-	ns	1,4,7				
R307	t <sub>CHTV</sub>	CLK to WAIT valid	-	17	ns	1,7				
R311	t <sub>CHVL</sub>	CLK Valid to ADV# Setup	3	-	ns	1				
R312	t <sub>CHTX</sub>	WAIT Hold from CLK	3	-	ns	1,7				

### Notes:

- See Figure 12, "AC Input/Output Reference Waveform" on page 33 for timing measurements and max allowable input slew rate.
- 2. OE# may be delayed by up to t<sub>ELOV</sub> - t<sub>GLOV</sub> after CE#'s falling edge without impact to t<sub>ELOV</sub>.
- 3. 4. Sampled, not 100% tested.
- Address hold in synchronous burst mode is t<sub>CHAX</sub> or t<sub>VHAX</sub>, whichever timing specification is satisfied first. Synchronous burst read operation is currently not supported for the TSOP package. Synchronous read mode is not supported with TTL level inputs.
- 5.
- 6.
- Applies only to subsequent synchronous reads.


Asynchronous Single-Word Read (ADV# Low) Figure 15.



WAIT shown deasserted during asynchronous read mode (RCR[10]=0, Wait asserted low).




Figure 16. Asynchronous Single-Word Read (ADV# Latch)



Note: WAIT shown deasserted during asynchronous read mode (RCR[10]=0, Wait asserted low).

Figure 17. Asynchronous Page-Mode Read Timing



Note: WAIT shown deasserted during asynchronous read mode (RCR[10]=0, Wait asserted low).

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 37 www.DataSheet4U.com






Figure 18. Synchronous Single-Word Array or Non-array Read Timing

- 1. WAIT is driven per OE# assertion during synchronous array or non-array read, and can be configured to assert either during or one data cycle before valid data.
- This diagram illustrates the case in which an n-word burst is initiated to the flash memory array and it is 2. terminated by CE# deassertion after the first word in the burst.




Figure 19. Continuous Burst Read, showing an Output Delay Timing

#### Notes:


- WAIT is driven per OE# assertion during synchronous array or non-array read, and can be configured to
- Assert either during or one data cycle before valid data.

  At the end of Word Line; the delay incurred when a burst access crosses a 16-word boundary and the starting address is not 4-word boundary aligned. 2.

August 2006 Order Number: 314749-002US www.DataSheet4U.com



Figure 20. Synchronous Burst-Mode Four-Word Read Timing



**Note:** WAIT is driven per OE# assertion during synchronous array or non-array read. WAIT asserted during initial latency and deasserted during valid data (RCR[10] = 0, Wait asserted low).

August 2006 Order Number: 314749-002US

August 2006 Order Number: 314749\_002US

www.DataSheet4U.com



# **AC Write Specifications**

#### Table 18. **AC Write Specifications**

Num	Symbol	Parameter	Min	Max	Units	Notes
W1	t <sub>PHWL</sub>	RST# high recovery to WE# low	150	-	ns	1,2,3
W2	t <sub>ELWL</sub>	CE# setup to WE# low	0	-	ns	1,2,3
W3	t <sub>WLWH</sub>	WE# write pulse width low	50	-	ns	1,2,4
W4	t <sub>DVWH</sub>	Data setup to WE# high	50	-	ns	
W5	t <sub>AVWH</sub>	Address setup to WE# high	50	-	ns	
W6	t <sub>WHEH</sub>	CE# hold from WE# high	0	-	ns	1,2
W7	t <sub>WHDX</sub>	Data hold from WE# high	0	-	ns	
W8	t <sub>WHAX</sub>	Address hold from WE# high	0	-	ns	
W9	t <sub>WHWL</sub>	WE# pulse width high	20	-	ns	1,2,5
W10	t <sub>VPWH</sub>	V <sub>PP</sub> setup to WE# high	200	-	ns	1,2,3,7
W11	t <sub>QVVL</sub>	V <sub>PP</sub> hold from Status read	0	-	ns	.,2,5,7
W12	t <sub>QVBL</sub>	WP# hold from Status read	0	-	ns	1,2,3,7
W13	t <sub>BHWH</sub>	WP# setup to WE# high	200	-	ns	1,2,5,7
W14	t <sub>WHGL</sub>	WE# high to OE# low	0	-	ns	1,2,9
W16	t <sub>WHQV</sub>	WE# high to read valid	t <sub>AVQV</sub> + 35	-	ns	1,2,3,6, 10
Write t	o Asynchror	nous Read Specifications	<u>.</u>			
W18	t <sub>WHAV</sub>	WE# high to Address valid	0	-	ns	1,2,3,6, 8
Write t	o Synchron	ous Read Specifications	<u>.</u>			
W19	t <sub>WHCH/L</sub>	WE# high to Clock valid	19	-	ns	1,2,3,6,
W20	t <sub>WHVH</sub>	WE# high to ADV# high	19	-	ns	10
Write S	Specification	s with Clock Active	•		•	
W21	t <sub>VHWL</sub>	ADV# high to WE# low	-	20	ns	1 2 2 11
W22	t <sub>CHWL</sub>	Clock high to WE# low	-	20	ns	1,2,3,11

#### Notes:

- Write timing characteristics during erase suspend are the same as write-only operations. 1.
- A write operation can be terminated with either CE# or WE#. 2.
- 3. Sampled, not 100% tested.
- 4.
- Sampled, not 100% tested. Write pulse width low ( $t_{WLWH}$  or  $t_{ELEH}$ ) is defined from CE# or WE# low (whichever occurs last) to CE# or WE# high (whichever occurs first). Hence,  $t_{WLWH} = t_{ELEH} = t_{WLEH} = t_{ELWH}$ . Write pulse width high ( $t_{WHWL}$  or  $t_{EHEL}$ ) is defined from CE# or WE# high (whichever occurs first) to CE# or WE# low (whichever occurs last). Hence,  $t_{WHWL} = t_{EHEL} = t_{WHEL} = t_{EHWL}$ ).  $t_{WHVH}$  or  $t_{WHCH/L}$  must be met when transitioning from a write cycle to a synchronous burst read.  $V_{PP}$  and WP# should be at a valid level until erase or program success is determined. This specification is only applicable when transitioning from a write cycle to an asynchronous read. See spec W19 and W20 for synchronous read. When doing a Read Status operation following any command that alters the Status Register, W14 is 20 ns. 5.
- 6.
- 8
- 9
- 10 Add 10 ns if the write operations results in a RCR or block lock status change, for the subsequent read operation to reflect this change
- These specs are required only when the device is in a synchronous mode and clock is active during 11. address setup phase.



Figure 21. Write-to-Write Timing





Figure 22. Asynchronous Read-to-Write Timing



**Note:** WAIT deasserted during asynchronous read and during write. WAIT High-Z during write per OE# deasserted.

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 41 Www.DataSheet4U.com



Figure 23. Write-to-Asynchronous Read Timing





Figure 24. Synchronous Read-to-Write Timing



**Note:** WAIT shown deasserted and High-Z per OE# deassertion during write operation (RCR[10]=0, Wait asserted low). Clock is ignored during write operation.






Figure 25. Write-to-Synchronous Read Timing

Note: WAIT shown deasserted and High-Z per OE# deassertion during write operation (RCR[10]=0, Wait asserted low).

#### **Program and Erase Characteristics** 7.5

Num	Symbol	Parameter			$V_{PPL}$			$V_{PPH}$			Notes
Num	Symbol			Min	Тур	Max	Min	Тур	Max	Units	into inotes
Convent	Conventional Word Programming										
W200	+	Program Time	Single word	-	90	200	-	85	190	He	1
W200	t <sub>PROG/W</sub>		Single cell	-	30	60	-	30	60	μs	1
Buffered	Buffered Programming										
W200	t <sub>PROG/W</sub>	Program	Single word	-	90	200	-	85	190	He	1
W251	t <sub>BUFF</sub>	Time	32-word buffer	-	440	880	-	340	680	μs	'
Buffered	Enhanced	Factory Prog	ramming								
W451	t <sub>BEFP/W</sub>	Program	Single word	n/a	n/a	n/a	-	10	-	He	1,2
W452	t <sub>BEFP/Setup</sub>	Fiografii	BEFP Setup	n/a	n/a	n/a	5	-	-	μs	1
Erasing a	and Suspen	ding									
W500	t <sub>ERS/PB</sub>	Erase Time	32-KByte Parameter	-	0.4	2.5	-	0.4	2.5	S	
W501	t <sub>ERS/MB</sub>	Liase IIIIe	128-KByte Main	-	0.85	4.0	-	1.0	4.0	3	1
	t <sub>SUSP/P</sub>	Suspend	Program suspend	-	20	25	-	20	25	116	] '
W601	t <sub>SUSP/E</sub>	Latency	Erase suspend	-	20	25	-	20	25	μs	

Notes:

2.

August 2006 Order Number: 314749-002US

Intel® P33 Flash Memory Datasheet www.DataSheet4U.com

Typical values measured at  $T_C = +25\,^{\circ}C$  and nominal voltages. Performance numbers are valid for all speed versions. Excludes system overhead. Sampled, but not 100% tested. Averaged over entire device.

August 2006

www.DataSheet4U.com

Order Number: 314749-002US



# **Power and Reset Specifications**

#### 8.1 **Power Up and Down**

Power supply sequencing is not required if VPP is connected to VCC or VCCQ. Otherwise V<sub>CC</sub> and V<sub>CCO</sub> should attain their minimum operating voltage before applying V<sub>PP</sub>.

Power supply transitions should only occur when RST# is low. This protects the device from accidental programming or erasure during power transitions.

#### 8.2 **Reset Specifications**

Asserting RST# during a system reset is important with automated program/erase devices because systems typically expect to read from flash memory when coming out of reset. If a CPU reset occurs without a flash memory reset, proper CPU initialization may not occur. This is because the flash memory may be providing status information, instead of array data as expected. Connect RST# to the same active low reset signal used for CPU initialization.

Also, because the device is disabled when RST# is asserted, it ignores its control inputs during power-up/down. Invalid bus conditions are masked, providing a level of memory protection.


Num	Symbol	Parameter	Min	Max	Unit	Notes
P1	t <sub>PLPH</sub>	RST# pulse width low	100	-	ns	1,2,3,4
P2		RST# low to device reset during erase	-	25		1,3,4,7
ΓZ	T <sub>PLRH</sub>	RST# low to device reset during program	-	25	μs	1,3,4,7
Р3	t <sub>VCCPH</sub>	V <sub>CC</sub> Power valid to RST# de-assertion (high)	90	-		1,4,5,6

#### Notes:

- These specifications are valid for all device versions (packages and speeds).
- The device may reset if  $t_{\text{PLPH}}$  is <  $t_{\text{PLPH}}$  MIN, but this is not guaranteed. 2
- 3. Not applicable if RST# is tied to Vcc.
- 4. Sampled, but not 100% tested.
- 5. When RST# is tied to the  $V_{CC}$  supply, device will not be ready until  $t_{VCCPH}$  after  $V_{CC} \ge V_{CCMIN}$ .
- 6.
- When RST# is tied to the  $V_{CCO}$  supply, device will not be ready until  $t_{VCCPH}$  after  $V_{CC} \ge V_{CCMIN}$ .. Reset completes within  $t_{PLPH}$  if RST# is asserted while no erase or program operation is executing.



Figure 26. Reset Operation Waveforms



# 8.3 Power Supply Decoupling

Flash memory devices require careful power supply de-coupling. Three basic power supply current considerations are: 1) standby current levels; 2) active current levels; and 3) transient peaks produced when CE# and OE# are asserted and deasserted.

When the device is accessed, many internal conditions change. Circuits within the device enable charge-pumps, and internal logic states change at high speed. All of these internal activities produce transient signals. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and correct de-coupling capacitor selection suppress transient voltage peaks.

Because Intel<sup>®</sup> Multi-Level Cell (MLC) flash memory devices draw their power from VCC, VPP, and VCCQ, each power connection should have a 0.1 µF ceramic capacitor to ground. High-frequency, inherently low-inductance capacitors should be placed as close as possible to package leads.

Additionally, for every eight devices used in the system, a  $4.7~\mu F$  electrolytic capacitor should be placed between power and ground close to the devices. The bulk capacitor is meant to overcome voltage droop caused by PCB trace inductance.

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 45 www.DataSheet4U.com



# 9.0 Device Operations

This section provides an overview of device operations. The system CPU provides control of all in-system read, write, and erase operations of the device via the system bus. The on-chip Write State Machine (WSM) manages all block-erase and word-program algorithms.

Device commands are written to the Command User Interface (CUI) to control all flash memory device operations. The CUI does not occupy an addressable memory location; it is the mechanism through which the flash device is controlled.

# 9.1 Bus Operations

CE# low and RST# high enable device read operations. The device internally decodes upper address inputs to determine the accessed block. ADV# low opens the internal address latches. OE# low activates the outputs and gates selected data onto the I/O bus.

In asynchronous mode, the address is latched when ADV# goes high or continuously flows through if ADV# is held low. In synchronous mode, the address is latched by the first of either the rising ADV# edge or the next valid CLK edge with ADV# low (WE# and RST# must be  $V_{IH}$ ; CE# must be  $V_{IL}$ ).

Bus cycles to/from the Intel StrataFlash<sup>®</sup> Embedded Memory P33 device conform to standard microprocessor bus operations. Table 19 summarizes the bus operations and the logic levels that must be applied to the device control signal inputs.

Table 19. Bus Operations Summary

В	us Operation	RST#	CLK	ADV#	CE#	OE#	WE#	WAIT	DQ[15:0 ]	Notes
Read	Asynchronous	V <sub>IH</sub>	Х	L	L	L	Н	Deasserted	Output	
Reau	Synchronous	V <sub>IH</sub>	Running	L	L	L	Н	Driven	Output	
Write		V <sub>IH</sub>	Х	L	L	Н	L	High-Z	Input	1
Outpu	t Disable	V <sub>IH</sub>	Х	Х	L	Н	Н	High-Z	High-Z	2
Standl	ру	V <sub>IH</sub>	Х	Х	Н	Х	Х	High-Z	High-Z	2
Reset		V <sub>IL</sub>	Х	Х	Х	Х	Х	High-Z	High-Z	2,3

#### Notes:

- 1. Refer to the Table 20, "Command Bus Cycles" on page 48 for valid DQ[15:0] during a write operation.
- 2. X = Don't Care (H or L).
- 3. RST# must be at  $V_{SS} \pm 0.2 \text{ V}$  to meet the maximum specified power-down current.

#### 9.1.1 Reads

To perform a read operation, RST# and WE# must be deasserted while CE# and OE# are asserted. CE# is the device-select control. When asserted, it enables the flash memory device. OE# is the data-output control. When asserted, the addressed flash memory data is driven onto the I/O bus. See Section 10.0, "Read Operations" on page 51 for details on the available read modes, and see Section 14.0, "Special Read States" on page 73 for details regarding the available read states.

#### **9.1.2** Writes

To perform a write operation, both CE# and WE# are asserted while RST# and OE# are deasserted. During a write operation, address and data are latched on the rising edge of WE# or CE#, whichever occurs first. Table 20, "Command Bus Cycles" on page 48

August 2006

www.DataSheet4U.com

Order Number: 314749-002US



shows the bus cycle sequence for each of the supported device commands, while Table 21, "Command Codes and Definitions" on page 49 describes each command. See Section 7.0, "AC Characteristics" on page 33 for signal-timing details.

Note:

Write operations with invalid  $V_{CC}$  and/or  $V_{PP}$  voltages can produce spurious results and should not be attempted.

## 9.1.3 Output Disable

When OE# is deasserted, device outputs DQ[15:0] are disabled and placed in a high-impedance (High-Z) state, WAIT is also placed in High-Z.

## 9.1.4 Standby

When CE# is deasserted the device is deselected and placed in standby, substantially reducing power consumption. In standby, the data outputs are placed in High-Z, independent of the level placed on OE#. Standby current,  $I_{CCS}$ , is the average current measured over any 5 ms time interval, 5  $\mu$ s after CE# is deasserted. During standby, average current is measured over the same time interval 5  $\mu$ s after CE# is deasserted.

When the device is deselected (while CE# is deasserted) during a program or erase operation, it continues to consume active power until the program or erase operation is completed.

#### 9.1.5 Reset

As with any automated device, it is important to assert RST# when the system is reset. When the system comes out of reset, the system processor attempts to read from the flash memory if it is the system boot device. If a CPU reset occurs with no flash memory reset, improper CPU initialization may occur because the flash memory may be providing status information rather than array data. Flash memory devices from Intel allow proper CPU initialization following a system reset through the use of the RST# input. RST# should be controlled by the same low-true reset signal that resets the system CPU.

After initial power-up or reset, the device defaults to asynchronous Read Array, and the Status Register is set to 0x80. Asserting RST# de-energizes all internal circuits, and places the output drivers in High-Z. When RST# is asserted, the device shuts down the operation in progress, a process which takes a minimum amount of time to complete. When RST# has been deasserted, the device is reset to asynchronous Read Array state.

Note:

If RST# is asserted during a program or erase operation, the operation is terminated and the memory contents at the aborted location (for a program) or block (for an erase) are no longer valid, because the data may have been only partially written or erased.

When returning from a reset (RST# deasserted), a minimum wait is required before the initial read access outputs valid data. Also, a minimum delay is required after a reset before a write cycle can be initiated. After this wake-up interval passes, normal operation is restored. See Section 7.0, "AC Characteristics" on page 33 for details about signal-timing.

#### 9.2 Device Commands

Device operations are initiated by writing specific device commands to the Command User Interface (CUI). See Table 20, "Command Bus Cycles" on page 48. Several commands are used to modify array data including Word Program and Block Erase

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 47 www.DataSheet4U.com

August 2006

www.DataSheet4U.com

Order Number: 314749-002US



commands. Writing either command to the CUI initiates a sequence of internally-timed functions that culminate in the completion of the requested task. However, the operation can be aborted by either asserting RST# or by issuing an appropriate suspend command.

#### Table 20. **Command Bus Cycles**

Maria	0	Bus	Fi	rst Bus Cy	cle	Second Bus Cycle			
Mode	Command	Cycles	Oper	Addr <sup>(1)</sup>	Data <sup>(2)</sup>	Oper	Addr <sup>(1)</sup>	Data <sup>(2)</sup>	
	Read Array	1	Write	DBA	0xFF	-	-	-	
	Read Device Identifier	≥ 2	Write	DBA	0x90	Read	DBA + IA	ID	
Read	CFI Query	≥ 2	Write	DBA	0x98	Read	DBA + QA	QD	
	Read Status Register	2	Write	DBA	0x70	Read	DBA	SRD	
	Clear Status Register	1	Write	DBA	0x50	-	-	-	
	Word Program	2	Write	WA	0x40/ 0x10	Write	WA	WD	
Program	Buffered Program <sup>(3)</sup>	> 2	Write	WA	0xE8	Write	WA	N - 1	
	Buffered Enhanced Factory Program (BEFP) <sup>(4)</sup>	> 2	Write	WA	0x80	Write	WA	0xD0	
Erase	Block Erase	2	Write	BA	0x20	Write	ВА	0xD0	
Suspend	Program/Erase Suspend	1	Write	DBA	0xB0	-	-	-	
Suspend	Program/Erase Resume	1	Write	DBA	0xD0	-	-	-	
Block	Lock Block	2	Write	BA	0x60	Write	BA	0x01	
Locking/	Unlock Block	2	Write	BA	0x60	Write	BA	0xD0	
Unlocking	Lock-down Block	2	Write	BA	0x60	Write	BA	0x2F	
Protection	Program Protection Register	2	Write	PRA	0xC0	Write	PRA	PD	
Frotection	Program Lock Register	2	Write	LRA	0xC0	Write	LRA	LRD	
Configuration	Program Read Configuration Register	2	Write	RCD	0x60	Write	RCD	0x03	

#### Notes:

- First command cycle address should be the same as the operation's target address. DBA = Device Base Address (NOTE: needed for dual die 512Mbit device)

  - IA = Identification code address offset.
  - QA = CFI Query address offset.
  - WA = Word address of memory location to be written.
  - BA = Address within the block.
  - PRA = Protection Register address.
  - LRA = Lock Register address.
  - RCD = Read Configuration Register data on A[15:0].
- 2. ID = Identifier data.
  - QD = Query data on DQ[15:0].
  - SRD = Status Register data.
  - WD = Word data.
  - N = Word count of data to be loaded into the write buffer.
  - PD = Protection Register data.
  - LRD = Lock Register data.
- The second cycle of the Buffered Program Command is the word count of the data to be loaded into the write buffer. This 3. is followed by up to 32 words of data. Then the confirm command (0xD0) is issued, triggering the array programming
- 4. The confirm command (0xD0) is followed by the buffer data.



# 9.3 Command Definitions

Table 21 shows valid device command codes and descriptions.

Table 21. Command Codes and Definitions (Sheet 1 of 2)

Mode	Code	Device Mode	Description
	0xFF	Read Array	Places the device in Read Array mode. Array data is output on DQ[15:0].
	0x70	Read Status Register	Places the device in Read Status Register mode. The device enters this mode after a program or erase command is issued. Status Register data is output on DQ[7:0].
Read	0x90	Read Device ID or Configuration Register	Places device in Read Device Identifier mode. Subsequent reads output manufacturer/device codes, Configuration Register data, Block Lock status, or Protection Register data on DQ[15:0].
	0x98	Read Query	Places the device in Read Query mode. Subsequent reads output Common Flash Interface information on DQ[7:0].
	0x50	Clear Status Register	The WSM can only set Status Register error bits. The Clear Status Register command is used to clear the SR error bits.
Write	0x40	Word Program Setup	First cycle of a 2-cycle programming command; prepares the CUI for a write operation. On the next write cycle, the address and data are latched and the WSM executes the programming algorithm at the addressed location. During program operations, the device responds only to Read Status Register and Program Suspend commands. CE# or OE# must be toggled to update the Status Register in asynchronous read. CE# or ADV# must be toggled to update the Status Register Data for synchronous Non-array reads. The Read Array command must be issued to read array data after programming has finished.
	0x10	Alternate Word Program Setup	Equivalent to the Word Program Setup command, 0x40.
	0xE8	Buffered Program	This command loads a variable number of words up to the buffer size of 32 words onto the program buffer.
Write	0xD0	Buffered Program Confirm	The confirm command is Issued after the data streaming for writing into the buffer is done. This instructs the WSM to perform the Buffered Program algorithm, writing the data from the buffer to the flash memory array.
	0x80	BEFP Setup	First cycle of a 2-cycle command; initiates Buffered Enhanced Factory Program mode (BEFP). The CUI then waits for the BEFP Confirm command, 0xD0, that initiates the BEFP algorithm. All other commands are ignored when BEFP mode begins.
	0xD0	BEFP Confirm	If the previous command was BEFP Setup (0x80), the CUI latches the address and data, and prepares the device for BEFP mode.
	0x20	Block Erase Setup	First cycle of a 2-cycle command; prepares the CUI for a block-erase operation. The WSM performs the erase algorithm on the block addressed by the Erase Confirm command. If the next command <i>is not</i> the Erase Confirm (0xD0) command, the CUI sets Status Register bits SR[4] and SR[5], and places the device in read status register mode.
Erase	0xD0	Block Erase Confirm	If the first command was Block Erase Setup (0x20), the CUI latches the address and data, and the WSM erases the addressed block. During blockerase operations, the device responds only to Read Status Register and Erase Suspend commands. CE# or OE# must be toggled to update the Status Register in asynchronous read. CE# or ADV# must be toggled to update the Status Register Data for synchronous Non-array reads
Suspend	0xB0	Program or Erase Suspend	This command issued to any device address initiates a suspend of the currently-executing program or block erase operation. The Status Register indicates successful suspend operation by setting either SR[2] (program suspended) or SR[6] (erase suspended), along with SR[7] (ready). The Write State Machine remains in the suspend mode regardless of control signal states (except for RST# asserted).
	0xD0	Suspend Resume	This command issued to any device address resumes the suspended program or block-erase operation.
	0x60	Lock Block Setup	First cycle of a 2-cycle command; prepares the CUI for block lock configuration changes. If the next command is not Block Lock (0x01), Block Unlock (0xD0), or Block Lock-Down (0x2F), the CUI sets Status Register bits SR[4] and SR[5], indicating a command sequence error.
Block Locking/	0x01	Lock Block	If the previous command was Block Lock Setup $(0x60)$ , the addressed block is locked.
Unlocking	0xD0	Unlock Block	If the previous command was Block Lock Setup (0x60), the addressed block is unlocked. If the addressed block is in a lock-down state, the operation has no
			effect.  If the previous command was Block Lock Setup (0x60), the addressed block is

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 49 www.DataSheet4U.com



#### Table 21. Command Codes and Definitions (Sheet 2 of 2)

Mode	Code	Device Mode	Description					
Protection			First cycle of a 2-cycle command; prepares the device for a Protection Register or Lock Register program operation. The second cycle latches the register address and data, and starts the programming algorithm					
Configuration	0x60	Read Configuration Register Setup	First cycle of a 2-cycle command; prepares the CUI for device read configuration. If the Set Read Configuration Register command (0x03) is not the next command, the CUI sets Status Register bits SR[4] and SR[5], indicating a command sequence error.					
Configuration	0x03	Read Configuration Register	If the previous command was Read Configuration Register Setup (0x60), the CUI latches the address and writes A[15:0] to the Read Configuration Register. Following a Configure Read Configuration Register command, subsequent read operations access array data.					

August 2006 Order Number: 314749-002US www.DataSheet4U.com



# 10.0 Read Operations

The device supports two read modes: asynchronous page mode and synchronous burst mode. Asynchronous page mode is the default read mode after device power-up or a reset. The Read Configuration Register must be configured to enable synchronous burst reads of the flash memory array (see Section 10.3, "Read Configuration Register" on page 52).

The device can be in any of four read states: Read Array, Read Identifier, Read Status or Read Query. Upon power-up, or after a reset, the device defaults to Read Array. To change the read state, the appropriate read command must be written to the device (see Section 9.2, "Device Commands" on page 47). See Section 14.0, "Special Read States" on page 73 for details regarding Read Status, Read ID, and CFI Query modes.

The following sections describe read-mode operations in detail.

# 10.1 Asynchronous Page-Mode Read

Following a device power-up or reset, asynchronous page mode is the default read mode and the device is set to Read Array. However, to perform array reads after any other device operation (e.g. write operation), the Read Array command must be issued in order to read from the flash memory array.

Note:

Asynchronous page-mode reads can only be performed when Read Configuration Register bit RCR[15] is set (see Section 10.3, "Read Configuration Register" on page 52).

To perform an asynchronous page-mode read, an address is driven onto the Address bus, and CE# and ADV# are asserted. WE# and RST# must already have been deasserted. WAIT is deasserted during asynchronous page mode. ADV# can be driven high to latch the address, or it must be held low throughout the read cycle. CLK is not used for asynchronous page-mode reads, and is ignored. If only asynchronous reads are to be performed, CLK should be tied to a valid  $V_{\rm IH}$  level, WAIT signal can be floated and ADV# must be tied to ground. Array data is driven onto DQ[15:0] after an initial access time  $t_{\rm AVOV}$  delay. (see Section 7.0, "AC Characteristics" on page 33).

In asynchronous page mode, four data words are "sensed" simultaneously from the flash memory array and loaded into an internal page buffer. The buffer word corresponding to the initial address on the Address bus is driven onto DQ[15:0] after the initial access delay. The lowest two address bits determine which word of the 4-word page is output from the data buffer at any given time.

# 10.2 Synchronous Burst-Mode Read

To perform a synchronous burst- read, an initial address is driven onto the Address bus, and CE# and ADV# are asserted. WE# and RST# must already have been deasserted. ADV# is asserted, and then deasserted to latch the address. Alternately, ADV# can remain asserted throughout the burst access, in which case the address is latched on the next valid CLK edge while ADV# is asserted.

During synchronous array and non-array read modes, the first word is output from the data buffer on the next valid CLK edge after the initial access latency delay (see Section 10.3.2, "Latency Count" on page 53). Subsequent data is output on valid CLK edges following a minimum delay. However, for a synchronous non-array read, the same word of data will be output on successive clock edges until the burst length requirements are satisfied. Refer to the following waveforms for more detailed information:

• Figure 18, "Synchronous Single-Word Array or Non-array Read Timing" on page 38

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory
Datasheet
51
WWW.DataSheet4U.com

August 2006 Order Number: 314749-002US www.DataSheet4U.com



- Figure 19, "Continuous Burst Read, showing an Output Delay Timing" on page 38
- Figure 20, "Synchronous Burst-Mode Four-Word Read Timing" on page 39

# 10.3 Read Configuration Register

The Read Configuration Register (RCR) is used to select the read mode (synchronous or asynchronous), and it defines the synchronous burst characteristics of the device. To modify RCR settings, use the Configure Read Configuration Register command (see Section 9.2, "Device Commands" on page 47).

RCR contents can be examined using the Read Device Identifier command, and then reading from offset 0x05 (see Section 14.2, "Read Device Identifier" on page 74).

The RCR is shown in Table 22. The following sections describe each RCR bit.

Table 22. Read Configuration Register Description (Sheet 1 of 2)

Read Configuration Register (RCR)															
Read Mode	RES Latency Count			WAIT Polarit y	Data Hold	WAIT Dela y	Burst Seq	CLK Edge	RES	RES	Burst Wrap	Bu	rst Len	gth	
RM	R		LC[2:0]		WP	DH	WD	BS	CE	R	R	BW		BL[2:0]	]
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit		Na	me						Des	criptior	1				
15	Read Mode (RM)				0 = Syno 1 = Asyr					efault)					
14	Reserved (R)				Reserved	d bits s	hould b	e cleare	d (0)						
13:11	Latency Count (LC[2:0])			2:0])	010 = Code 2 011 = Code 3 100 = Code 4 101 = Code 5 110 = Code 6 111 = Code 7 (default) (Other bit settings are reserved)										
10	Wait P	Polarity	(WP)		0 =WAIT signal is active low 1 =WAIT signal is active high (default)										
9	Data I	Hold (D	)H)		0 =Data held for a 1-clock data cycle 1 =Data held for a 2-clock data cycle (default)										
8	Wait E	Delay (\	WD)		0 =WAIT deasserted with valid data 1 =WAIT deasserted one data cycle before valid data (default)										
7	Burst Sequence (BS)			5)	0 =Reserved 1 =Linear (default)										
6	Clock Edge (CE)				0 = Falling edge 1 = Rising edge (default)										
5:4	Reserv	ved (R)	)		Reserved	d bits s	hould b	e cleare	d (0)						



### Table 22. Read Configuration Register Description (Sheet 2 of 2)

3	Burst Wrap (BW)	0 =Wrap; Burst accesses wrap within burst length set by BL[2:0] 1 =No Wrap; Burst accesses do not wrap within burst length (default)
2:0	Burst Length (BL[2:0])	001 = 4-word burst 010 = 8-word burst 011 = 16-word burst 111 = Continuous-word burst (default) (Other bit settings are reserved)

Latency Code 2, Data Hold for a 2-clock data cycle (DH = 1) WAIT must be deasserted with valid data (WD = 0). Latency Code 2, Data Hold for a 2-cock data cycle (DH=1) WAIT deasserted one data cycle before valid data (WD = 1) combination is not supported.

#### 10.3.1 Read Mode

The Read Mode (RM) bit selects synchronous burst-mode or asynchronous page-mode operation for the device. When the RM bit is set, asynchronous page mode is selected (default). When RM is cleared, synchronous burst mode is selected.

# 10.3.2 Latency Count

The Latency Count bits, LC[2:0], tell the device how many clock cycles must elapse from the rising edge of ADV# (or from the first valid clock edge after ADV# is asserted) until the first data word is to be driven onto DQ[15:0]. The input clock frequency is used to determine this value. Figure 27 shows the data output latency for the different settings of LC[2:0].

Synchronous burst at 40 MHz with a Latency Count setting of Code 3 will result in zero WAIT states; however, a Latency Count setting of Code 4 will cause 1 WAIT state (Code 5 will cause 2 WAIT states, and so on) after every four words, regardless of whether a 16-word boundary is crossed. If RCR[9] (Data Hold) bit is set (data hold of two clocks) this WAIT condition will not occur because enough clocks elapse during each burst cycle to eliminate subsequent WAIT states.

Refer to Table 23, "LC and Frequency Support" on page 54 for Latency Code Settings.

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory
Datasheet
53
WWW.DataSheet4U.com

August 2006 Order Number: 314749-002US www.DataSheet4U.com



Figure 27. First-Access Latency Count





Table 23. LC and Frequency Support

Latency Count Settings	Frequency Support (MHz)
2	≤ 27
3	≤ 40
4	≤ 52

**Note:** Synchronous burst read operation is currently not supported for the TSOP package.



Figure 28. Example Latency Count Setting Using Code 3



## 10.3.3 WAIT Polarity

The WAIT Polarity bit (WP), RCR[10] determines the asserted level ( $V_{OH}$  or  $V_{OL}$ ) of WAIT. When WP is set, WAIT is asserted high (default). When WP is cleared, WAIT is asserted low. WAIT changes state on valid clock edges during active bus cycles (CE# asserted, OE# asserted, RST# deasserted).

### 10.3.3.1 WAIT Signal Function

The WAIT signal indicates data valid when the device is operating in synchronous mode (RCR[15]=0). The WAIT signal is only "deasserted" when data is valid on the bus.

When the device is operating in synchronous non-array read mode, such as read status, read ID, or read query. The WAIT signal is also "deasserted" when data is valid on the bus.

WAIT behavior during synchronous non-array reads at the end of word line works correctly only on the first data access.

When the device is operating in asynchronous page mode, asynchronous single word read mode, and all write operations, WAIT is set to a deasserted state as determined by RCR[10]. See Figure 16, "Asynchronous Single-Word Read (ADV# Latch)" on page 37, and Figure 17, "Asynchronous Page-Mode Read Timing" on page 37.

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory
Datasheet
55
www.DataSheet4U.com



Table 24. WAIT Functionality Table

Condition	WAIT	Notes
CE# = '1', OE# = 'X' or CE# = '0', OE# = '1'	High-Z	1
CE# ='0', OE# = '0'	Active	1
Synchronous Array Reads	Active	1
Synchronous Non-Array Reads	Active	1
All Asynchronous Reads	Deasserted	1
All Writes	High-Z	1,2

#### Notes:

- 1. Active: WAIT is asserted until data becomes valid, then deasserts
- 2. When  $OE\# = V_{IH}$  during writes, WAIT = High-Z

#### 10.3.4 Data Hold

For burst read operations, the Data Hold (DH) bit determines whether the data output remains valid on DQ[15:0] for one or two clock cycles. This period of time is called the "data cycle". When DH is set, output data is held for two clocks (default). When DH is cleared, output data is held for one clock (see Figure 29). The processor's data setup time and the flash memory's clock-to-data output delay should be considered when determining whether to hold output data for one or two clocks. A method for determining the Data Hold configuration is shown below:

To set the device at one clock data hold for subsequent reads, the following condition must be satisfied:


 $t_{DATA}$  = Data set up to Clock (defined by CPU)

For example, with a clock frequency of 40 MHz, the clock period is 25 ns. Assuming  $t_{CHQV}=20$  ns and  $t_{DATA}=4$  ns. Applying these values to the formula above:

$$20 \text{ ns} + 4 \text{ ns} \le 25 \text{ ns}$$

The equation is satisfied and data will be available at every clock period with data hold setting at one clock. If  $t_{CHQV}$  (ns) +  $t_{DATA}$  (ns) > One CLK Period (ns), data hold setting of 2 clock periods must be used.

Figure 29. Data Hold Timing





# 10.3.5 WAIT Delay

The WAIT Delay (WD) bit controls the WAIT assertion-delay behavior during synchronous burst reads. WAIT can be asserted either during or one data cycle before valid data is output on DQ[15:0]. When WD is set, WAIT is deasserted one data cycle before valid data (default). When WD is cleared, WAIT is deasserted during valid data.

## 10.3.6 Burst Sequence

The Burst Sequence (BS) bit selects linear-burst sequence (default). Only linear-burst sequence is supported. Table 25 shows the synchronous burst sequence for all burst lengths, as well as the effect of the Burst Wrap (BW) setting.

### Table 25. Burst Sequence Word Ordering

Start	Burst		Burst Addr	ressing Sequence (DEC)	)
Addr. (DEC)	Wrap (RCR[3])	4-Word Burst (BL[2:0] = 0b001)	8-Word Burst (BL[2:0] = 0b010)	16-Word Burst (BL[2:0] = 0b011)	Continuous Burst (BL[2:0] = 0b111)
0	0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-414-15	0-1-2-3-4-5-6
1	0	1-2-3-0	1-2-3-4-5-6-7-0	1-2-3-4-515-0	1-2-3-4-5-6-7
2	0	2-3-0-1	2-3-4-5-6-7-0-1	2-3-4-5-615-0-1	2-3-4-5-6-7-8
3	0	3-0-1-2	3-4-5-6-7-0-1-2	3-4-5-6-715-0-1-2	3-4-5-6-7-8-9
4	0		4-5-6-7-0-1-2-3	4-5-6-7-815-0-1-2-3	4-5-6-7-8-9-10
5	0		5-6-7-0-1-2-3-4	5-6-7-8-915-0-1-2-3- 4	5-6-7-8-9-10-11
6	0		6-7-0-1-2-3-4-5	6-7-8-9-1015-0-1-2- 3-4-5	6-7-8-9-10-11-12
7	0		7-0-1-2-3-4-5-6	7-8-9-1015-0-1-2-3- 4-5-6	7-8-9-10-11-12-13
:	:	:	<u> </u>	1	:
14	0			14-15-0-1-212-13	14-15-16-17-18-19-20
15	0			15-0-1-2-313-14	15-16-17-18-19-20-21
:	:	:	i i	<u> </u>	
0	1	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-414-15	0-1-2-3-4-5-6
1	1	1-2-3-4	1-2-3-4-5-6-7-8	1-2-3-4-515-16	1-2-3-4-5-6-7
2	1	2-3-4-5	2-3-4-5-6-7-8-9	2-3-4-5-616-17	2-3-4-5-6-7-8
3	1	3-4-5-6	3-4-5-6-7-8-9-10	3-4-5-6-717-18	3-4-5-6-7-8-9
4	1		4-5-6-7-8-9-10-11	4-5-6-7-818-19	4-5-6-7-8-9-10
5	1		5-6-7-8-9-10-11-12	5-6-7-8-919-20	5-6-7-8-9-10-11
6	1		6-7-8-9-10-11-12- 13	6-7-8-9-1020-21	6-7-8-9-10-11-12
7	1		7-8-9-10-11-12-13- 14	7-8-9-10-1121-22	7-8-9-10-11-12-13
:	÷	1	:	:	:
14	1			14-15-16-17-1828-29	
15	1			15-16-17-18-1929-30	15-16-17-18-19-20-21

## 10.3.7 Clock Edge

The Clock Edge (CE) bit selects either a rising (default) or falling clock edge for CLK. This clock edge is used at the start of a burst cycle, to output synchronous data, and to assert/deassert WAIT.

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 57 www.DataSheet4U.com

August 2006

www.DataSheet4U.com

Order Number: 314749-002US



# 10.3.8 Burst Wrap

The Burst Wrap (BW) bit determines whether 4-word, 8-word, or 16-word burst length accesses wrap within the selected word-length boundaries or cross word-length boundaries. When BW is set, burst wrapping does not occur (default). When BW is cleared, burst wrapping occurs.

When performing synchronous burst reads with BW set (no wrap), an output delay may occur when the burst sequence crosses its first device-row (16-word) boundary. If the burst sequence's start address is 4-word aligned, then no delay occurs. If the start address is at the end of a 4-word boundary, the worst case output delay is one clock cycle less than the first access Latency Count. This delay can take place only once, and doesn't occur if the burst sequence does not cross a device-row boundary. WAIT informs the system of this delay when it occurs.

# 10.3.9 Burst Length

The Burst Length bit (BL[2:0]) selects the linear burst length for all synchronous burst reads of the flash memory array. The burst lengths are 4-word, 8-word, 16-word, and continuous word.

Continuous-burst accesses are linear only, and do not wrap within any word length boundaries (see Table 25, "Burst Sequence Word Ordering" on page 57). When a burst cycle begins, the device outputs synchronous burst data until it reaches the end of the "burstable" address space.



# 11.0 Programming Operations

The device supports three programming methods: Word Programming (40h/10h), Buffered Programming (E8h, D0h), and Buffered Enhanced Factory Programming (80h, D0h). See Section 9.0, "Device Operations" on page 46 for details on the various programming commands issued to the device. The following sections describe device programming in detail.

Successful programming requires the addressed block to be unlocked. If the block is locked down, WP# must be deasserted and the block must be unlocked before attempting to program the block. Attempting to program a locked block causes a program error (SR[4] and SR[1] set) and termination of the operation. See Section 13.0, "Security Modes" on page 67 for details on locking and unlocking blocks.

The Intel StrataFlash® Embedded Memory (P33) is segmented into multiple 8-Mbit Programming Regions. See Section 4.4, "Memory Maps" on page 25 for complete addressing. Execute in Place (XIP) applications must partition the memory such that code and data are in separate programming regions. XIP is executing code directly from flash memory. Each Programming Region should contain only code or data but not both. The following terms define the difference between code and data. System designs must use these definitions when partitioning their code and data for the Intel StrataFlash® Embedded Memory P33 device.

Code: Execution code ran out of the flash device on a continuous basis in the system.

Data: Information periodically programmed into the flash device and read back (e.g. execution code

shadowed and executed in RAM, pictures, log files, etc.).

# 11.1 Word Programming

Word programming operations are initiated by writing the Word Program Setup command to the device (see Section 9.0, "Device Operations" on page 46). This is followed by a second write to the device with the address and data to be programmed. The device outputs Status Register data when read. See Figure 39, "Word Program Flowchart" on page 83.  $V_{PP}$  must be above  $V_{PPLK}$ , and within the specified  $V_{PPL}$  min/max values.

During programming, the Write State Machine (WSM) executes a sequence of internally-timed events that program the desired data bits at the addressed location, and verifies that the bits are sufficiently programmed. Programming the flash memory array changes "ones" to "zeros". Memory array bits that are zeros can be changed to ones only by erasing the block (see Section 12.0, "Erase Operations" on page 65).

The Status Register can be examined for programming progress and errors by reading at any address. The device remains in the Read Status Register state until another command is written to the device.

Status Register bit SR[7] indicates the programming status while the sequence executes. Commands that can be issued to the device during programming are Program Suspend, Read Status Register, Read Device Identifier, CFI Query, and Read Array (this returns unknown data).

When programming has finished, Status Register bit SR[4] (when set) indicates a programming failure. If SR[3] is set, the WSM could not perform the word programming operation because  $V_{PP}$  was outside of its acceptable limits. If SR[1] is set, the word programming operation attempted to program a locked block, causing the operation to abort.

August 2006 Order Number: 314749-002US Intel<sup>®</sup> P33 Flash Memory Datasheet 59 www.DataSheet4U.com



Before issuing a new command, the Status Register contents should be examined and then cleared using the Clear Status Register command. Any valid command can follow, when word programming has completed.

## 11.1.1 Factory Word Programming

Factory word programming is similar to word programming in that it uses the same commands and programming algorithms. However, factory word programming enhances the programming performance with  $V_{PP} = V_{PPH}$ . This can enable faster programming times during OEM manufacturing processes. Factory word programming is not intended for extended use. See Section 5.2, "Operating Conditions" on page 29 for limitations when  $V_{PP} = V_{PPH}$ .

Note:

When  $V_{PP} = V_{PPL}$ , the device draws programming current from the  $V_{CC}$  supply. If  $V_{PP}$  is driven by a logic signal,  $V_{PPL}$  must remain above  $V_{PPL}$  MIN to program the device. When  $V_{PP} = V_{PPH}$ , the device draws programming current from the  $V_{PP}$  supply. Figure 30, "Example VPP Supply Connections" on page 64 shows examples of device power supply configurations.

# 11.2 Buffered Programming

The device features a 32-word buffer to enable optimum programming performance. For Buffered Programming, data is first written to an on-chip write buffer. Then the buffer data is programmed into the flash memory array in buffer-size increments. This can improve system programming performance significantly over non-buffered programming.

When the Buffered Programming Setup command is issued (see Section 9.2, "Device Commands" on page 47), Status Register information is updated and reflects the availability of the buffer. SR[7] indicates buffer availability: if set, the buffer is available; if cleared, the buffer is not available. To retry, issue the Buffered Programming Setup command again, and re-check SR[7]. When SR[7] is set, the buffer is ready for loading. (see Figure 41, "Buffer Program Flowchart" on page 85).

On the next write, a word count is written to the device at the buffer address. This tells the device how many data words will be written to the buffer, up to the maximum size of the buffer.

On the next write, a device start address is given along with the first data to be written to the flash memory array. Subsequent writes provide additional device addresses and data. All data addresses must lie within the start address plus the word count. Optimum programming performance and lower power usage are obtained by aligning the starting address at the beginning of a 32-word boundary (A[4:0] = 0x00). Crossing a 32-word boundary during programming will double the total programming time.

After the last data is written to the buffer, the Buffered Programming Confirm command must be issued to the original block address. The WSM begins to program buffer contents to the flash memory array. If a command other than the Buffered Programming Confirm command is written to the device, a command sequence error occurs and Status Register bits SR[7,5,4] are set. If an error occurs while writing to the array, the device stops programming, and Status Register bits SR[7,4] are set, indicating a programming failure.

When Buffered Programming has completed, additional buffer writes can be initiated by issuing another Buffered Programming Setup command and repeating the buffered program sequence. Buffered programming may be performed with  $V_{PP} = V_{PPL}$  or  $V_{PPH}$  (see Section 5.2, "Operating Conditions" on page 29 for limitations when operating the device with  $V_{PP} = V_{PPH}$ ).

August 2006

www.DataSheet4U.com

Order Number: 314749-002US



If an attempt is made to program past an erase-block boundary using the Buffered Program command, the device aborts the operation. This generates a command sequence error, and Status Register bits SR[5,4] are set.

If Buffered programming is attempted while  $V_{PP}$  is below  $V_{PPLK}$ , Status Register bits SR[4,3] are set. If any errors are detected that have set Status Register bits, the Status Register should be cleared using the Clear Status Register command.

# 11.3 Buffered Enhanced Factory Programming

Buffered Enhanced Factory Programing (BEFP) speeds up Multi-Level Cell (MLC) flash programming. The enhanced programming algorithm used in BEFP eliminates traditional programming elements that drive up overhead in device programmer systems.

BEFP consists of three phases: Setup, Program/Verify, and Exit (see Figure 42, "BEFP Flowchart" on page 86). It uses a write buffer to spread MLC program performance across 32 data words. Verification occurs in the same phase as programming to accurately program the flash memory cell to the correct bit state.

A single two-cycle command sequence programs the entire block of data. This enhancement eliminates three write cycles per buffer: two commands and the word count for each set of 32 data words. Host programmer bus cycles fill the device's write buffer followed by a status check. SR[0] indicates when data from the buffer has been programmed into sequential flash memory array locations.

Following the buffer-to-flash array programming sequence, the Write State Machine (WSM) increments internal addressing to automatically select the next 32-word array boundary. This aspect of BEFP saves host programming equipment the address-bus setup overhead.

With adequate continuity testing, programming equipment can rely on the WSM's internal verification to ensure that the device has programmed properly. This eliminates the external post-program verification and its associated overhead.

# 11.3.1 BEFP Requirements and Considerations

BEFP requirements:

- Case temperature:  $T_C = 25 \, ^{\circ}C \, \pm \, 5 \, ^{\circ}C$
- V<sub>CC</sub> within specified operating range
- VPP driven to V<sub>PPH</sub>
- Target block unlocked before issuing the BEFP Setup and Confirm commands
- The first-word address (WAO) for the block to be programmed must be held constant from the setup phase through all data streaming into the target block, until transition to the exit phase is desired
- WAO must align with the start of an array buffer boundary<sup>1</sup>

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 61 www.DataSheet4U.com

August 2006

www.DataSheet4U.com

Order Number: 314749-002US



#### **BEFP** considerations:

- For optimum performance, cycling must be limited below 100 erase cycles per block<sup>2</sup>
- BEFP programs one block at a time; all buffer data must fall within a single block<sup>3</sup>
- · BEFP cannot be suspended
- Programming to the flash memory array can occur only when the buffer is full<sup>4</sup>

#### Note:

- 1. Word buffer boundaries in the array are determined by A[4:0] (0x00 through 0x1F). The alignment start point is A[4:0] = 0x00.
- Some degradation in performance may occur if this limit is exceeded, but the internal algorithm continues to work properly.
- 3. If the internal address counter increments beyond the block's maximum address, addressing wraps around to the beginning of the block.
- 4. If the number of words is less than 32, remaining locations must be filled with 0xFFFF.

## 11.3.2 BEFP Setup Phase

After receiving the BEFP Setup and Confirm command sequence, Status Register bit SR[7] (Ready) is cleared, indicating that the WSM is busy with BEFP algorithm startup. A delay before checking SR[7] is required to allow the WSM enough time to perform all of its setups and checks (Block-Lock status,  $V_{pp}$  level, etc.). If an error is detected, SR[4] is set and BEFP operation terminates. If the block was found to be locked, SR[1] is also set. SR[3] is set if the error occurred due to an incorrect  $V_{pp}$  level.

Note:

Reading from the device after the BEFP Setup and Confirm command sequence outputs Status Register data. Do not issue the Read Status Register command; it will be interpreted as data to be loaded into the buffer.

# 11.3.3 BEFP Program/Verify Phase

After the BEFP Setup Phase has completed, the host programming system must check SR[7,0] to determine the availability of the write buffer for data streaming. SR[7] cleared indicates the device is busy and the BEFP program/verify phase is activated. SR[0] indicates the write buffer is available.

Two basic sequences repeat in this phase: loading of the write buffer, followed by buffer data programming to the array. For BEFP, the count value for buffer loading is always the maximum buffer size of 32 words. During the buffer-loading sequence, data is stored to sequential buffer locations starting at address 0x00. Programming of the buffer contents to the flash memory array starts as soon as the buffer is full. If the number of words is less than 32, the remaining buffer locations must be filled with 0xFFFF.

#### Caution:

The buffer must be completely filled for programming to occur. Supplying an address outside of the current block's range during a buffer-fill sequence causes the algorithm to exit immediately. Any data previously loaded into the buffer during the fill cycle is not programmed into the array.

The starting address for data entry must be buffer size aligned, if not the BEFP algorithm will be aborted and the program fails and (SR[4]) flag will be set.



Data words from the write buffer are directed to sequential memory locations in the flash memory array; programming continues from where the previous buffer sequence ended. The host programming system must poll SR[0] to determine when the buffer program sequence completes. SR[0] cleared indicates that all buffer data has been transferred to the flash array; SR[0] set indicates that the buffer is not available yet for the next fill cycle. The host system may check full status for errors at any time, but it is only necessary on a block basis after BEFP exit. After the buffer fill cycle, no write cycles should be issued to the device until SR[0] = 0 and the device is ready for the next buffer fill.

Note:

Any spurious writes are ignored after a buffer fill operation and when internal program is proceeding.

The host programming system continues the BEFP algorithm by providing the next group of data words to be written to the buffer. Alternatively, it can terminate this phase by changing the block address to one outside of the current block's range.

The Program/Verify phase concludes when the programmer writes to a different block address; data supplied must be 0xFFFF. Upon Program/Verify phase completion, the device enters the BEFP Exit phase.

#### 11.3.4 BEFP Exit Phase

When SR[7] is set, the device has returned to normal operating conditions. A full status check should be performed at this time to ensure the entire block programmed successfully. When exiting the BEFP algorithm with a block address change, the read mode will not change. After BEFP exit, any valid command can be issued to the device.

# 11.4 Program Suspend

Issuing the Program Suspend command while programming suspends the programming operation. This allows data to be accessed from the device other than the one being programmed. The Program Suspend command can be issued to any device address. A program operation can be suspended to perform reads only. Additionally, a program operation that is running during an erase suspend can be suspended to perform a read operation (see Figure 40, "Program Suspend/Resume Flowchart" on page 84).

When a programming operation is executing, issuing the Program Suspend command requests the WSM to suspend the programming algorithm at predetermined points. The device continues to output Status Register data after the Program Suspend command is issued. Programming is suspended when Status Register bits SR[7,2] are set. Suspend latency is specified in Section 7.5, "Program and Erase Characteristics" on page 43.

To read data from the device, the Read Array command must be issued. Read Array, Read Status Register, Read Device Identifier, CFI Query, and Program Resume are valid commands during a program suspend.

During a program suspend, deasserting CE# places the device in standby, reducing active current.  $V_{PP}$  must remain at its programming level, and WP# must remain unchanged while in program suspend. If RST# is asserted, the device is reset.

# 11.5 Program Resume

The Resume command instructs the device to continue programming, and automatically clears Status Register bits SR[7,2]. This command can be written to any address. If error bits are set, the Status Register should be cleared before issuing the next instruction. RST# must remain deasserted (see Figure 40, "Program Suspend/Resume Flowchart" on page 84).

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory
Datasheet
63
WWW.DataSheet4U.com


August 2006 Order Number: 314749-002US www.DataSheet4U.com



# 11.6 Program Protection

When  $V_{PP} = V_{1L}$ , absolute hardware write protection is provided for all device blocks. If  $V_{PP}$  is at or below  $V_{PPLK}$ , programming operations halt and SR[3] is set indicating a  $V_{PP}$ -level error. Block lock registers are not affected by the voltage level on  $V_{PP}$ ; they may still be programmed and read, even if  $V_{PP}$  is less than  $V_{PPLK}$ .

Figure 30. Example VPP Supply Connections





# 12.0 Erase Operations

Flash erasing is performed on a block basis. An entire block is erased each time an erase command sequence is issued, and only one block is erased at a time. When a block is erased, all bits within that block read as logical ones. The following sections describe block erase operations in detail.

#### 12.1 Block Erase

Block erase operations are initiated by writing the Block Erase Setup command to the address of the block to be erased (see Section 9.2, "Device Commands" on page 47). Next, the Block Erase Confirm command is written to the address of the block to be erased. If the device is placed in standby (CE# deasserted) during an erase operation, the device completes the erase operation before entering standby.VPP must be above VPPLK and the block must be unlocked (see Figure 43, "Block Erase Flowchart" on page 87).

During a block erase, the Write State Machine (WSM) executes a sequence of internally-timed events that conditions, erases, and verifies all bits within the block. Erasing the flash memory array changes "zeros" to "ones". Memory array bits that are ones can be changed to zeros only by programming the block (see Section 11.0, "Programming Operations" on page 59).

The Status Register can be examined for block erase progress and errors by reading any address. The device remains in the Read Status Register state until another command is written. SR[0] indicates whether the addressed block is erasing. Status Register bit SR[7] is set upon erase completion.

Status Register bit SR[7] indicates block erase status while the sequence executes. When the erase operation has finished, Status Register bit SR[5] indicates an erase failure if set. SR[3] set would indicate that the WSM could not perform the erase operation because  $V_{pp}$  was outside of its acceptable limits. SR[1] set indicates that the erase operation attempted to erase a locked block, causing the operation to abort.

Before issuing a new command, the Status Register contents should be examined and then cleared using the Clear Status Register command. Any valid command can follow once the block erase operation has completed.

# 12.2 Erase Suspend

Issuing the Erase Suspend command while erasing suspends the block erase operation. This allows data to be accessed from memory locations other than the one being erased. The Erase Suspend command can be issued to any device address. A block erase operation can be suspended to perform a word or buffer program operation, or a read operation within any block except the block that is erase suspended (see Figure 40, "Program Suspend/Resume Flowchart" on page 84).

When a block erase operation is executing, issuing the Erase Suspend command requests the WSM to suspend the erase algorithm at predetermined points. The device continues to output Status Register data after the Erase Suspend command is issued. Block erase is suspended when Status Register bits SR[7,6] are set. Suspend latency is specified in Section 7.5, "Program and Erase Characteristics" on page 43.

To read data from the device (other than an erase-suspended block), the Read Array command must be issued. During Erase Suspend, a Program command can be issued to any block other than the erase-suspended block. Block erase cannot resume until program operations initiated during erase suspend complete. Read Array, Read Status Register, Read Device Identifier, CFI Query, and Erase Resume are valid commands

August 2006 Order Number: 314749-002US

August 2006

www.DataSheet4U.com

Order Number: 314749-002US



during Erase Suspend. Additionally, Clear Status Register, Program, Program Suspend, Block Lock, Block Unlock, and Block Lock-Down are valid commands during Erase Suspend.

During an erase suspend, deasserting CE# places the device in standby, reducing active current.  $V_{PP}$  must remain at a valid level, and WP# must remain unchanged while in erase suspend. If RST# is asserted, the device is reset.

### 12.3 Erase Resume

The Erase Resume command instructs the device to continue erasing, and automatically clears status register bits SR[7,6]. This command can be written to any address. If status register error bits are set, the Status Register should be cleared before issuing the next instruction. RST# must remain deasserted (see Figure 40, "Program Suspend/Resume Flowchart" on page 84).

### 12.4 Erase Protection

When  $V_{PP} = V_{IL}$ , absolute hardware erase protection is provided for all device blocks. If  $V_{PP}$  is below  $V_{PPLK}$ , erase operations halt and SR[3] is set indicating a  $V_{PP}$ -level error.



# 13.0 Security Modes

The device features security modes used to protect the information stored in the flash memory array. The following sections describe each security mode in detail.

# 13.1 Block Locking

Individual instant block locking is used to protect user code and/or data within the flash memory array. All blocks power up in a locked state to protect array data from being altered during power transitions. Any block can be locked or unlocked with no latency. Locked blocks cannot be programmed or erased; they can only be read.

Software-controlled security is implemented using the Block Lock and Block Unlock commands. Hardware-controlled security can be implemented using the Block Lock-Down command along with asserting WP#. Also,  $V_{PP}$  data security can be used to inhibit program and erase operations (see Section 11.6, "Program Protection" on page 64 and Section 12.4, "Erase Protection" on page 66).

The Intel StrataFlash® Embedded Memory P33 device also offers four pre-defined areas in the main array that can be configured as One-Time Programmable (OTP) for the highest level of security. These include the four 32 KB parameter blocks together as one and the three adjacent 128 KB main blocks. This is available for top or bottom parameter devices.

#### **13.1.1** Lock Block

To lock a block, issue the Lock Block Setup command. The next command must be the Lock Block command issued to the desired block's address (see Section 9.2, "Device Commands" on page 47 and Figure 45, "Block Lock Operations Flowchart" on page 89). If the Set Read Configuration Register command is issued after the Block Lock Setup command, the device configures the RCR instead.

Block lock and unlock operations are not affected by the voltage level on  $V_{PP}$ . The block lock bits may be modified and/or read even if  $V_{PP}$  is at or below  $V_{PPLK}$ .

#### 13.1.2 Unlock Block

The Unlock Block command is used to unlock blocks (see Section 9.2, "Device Commands" on page 47). Unlocked blocks can be read, programmed, and erased. Unlocked blocks return to a locked state when the device is reset or powered down. If a block is in a lock-down state, WP# must be deasserted before it can be unlocked (see Figure 31, "Block Locking State Diagram" on page 68).

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory
Datasheet
67
www.DataSheet4U.com




#### 13.1.3 Lock-Down Block

A locked or unlocked block can be locked-down by writing the Lock-Down Block command sequence (see Section 9.2, "Device Commands" on page 47). Blocks in a lock-down state cannot be programmed or erased; they can only be read. However, unlike locked blocks, their locked state cannot be changed by software commands alone. A locked-down block can only be unlocked by issuing the Unlock Block command with WP# deasserted. To return an unlocked block to locked-down state, a Lock-Down command must be issued prior to changing WP# to  $V_{\rm IL}$ . Locked-down blocks revert to the locked state upon reset or power up the device (see Figure 31, "Block Locking State Diagram" on page 68).

#### 13.1.4 Block Lock Status

The Read Device Identifier command is used to determine a block's lock status (see Section 14.2, "Read Device Identifier" on page 74). Data bits DQ[1:0] display the addressed block's lock status; DQ0 is the addressed block's lock bit, while DQ1 is the addressed block's lock-down bit.

#### Figure 31. Block Locking State Diagram



### 13.1.5 Block Locking During Suspend

Block lock and unlock changes can be performed during an erase suspend. To change block locking during an erase operation, first issue the Erase Suspend command. Monitor the Status Register until SR[7] and SR[6] are set, indicating the device is suspended and ready to accept another command.

Next, write the desired lock command sequence to a block, which changes the lock state of that block. After completing block lock or unlock operations, resume the erase operation using the Erase Resume command.

August 2006

www.DataSheet4U.com

Order Number: 314749-002US



Note:

A Lock Block Setup command followed by any command other than Lock Block, Unlock Block, or Lock-Down Block produces a command sequence error and set Status Register bits SR[4] and SR[5]. If a command sequence error occurs during an erase suspend, SR[4] and SR[5] remains set, even after the erase operation is resumed. Unless the Status Register is cleared using the Clear Status Register command before resuming the erase operation, possible erase errors may be masked by the command sequence error.

If a block is locked or locked-down during an erase suspend of the *same* block, the lock status bits change immediately. However, the erase operation completes when it is resumed. Block lock operations cannot occur during a program suspend. See Appendix A, "Write State Machine" on page 76, which shows valid commands during an erase suspend.

# 13.2 Selectable One-Time Programmable Blocks

Blocks from the main array may be optionally configured as OTP. Ask your local Intel representative for details about any of the following selectable OTP implementations.

## 13.2.1 Permanent Block Locking of up to 512KB

Any of four pre-defined areas from the main array (the four 32 KB parameter blocks together as one and three adjacent 128 KB main blocks) can be configured as One-Time Programmable (OTP) so further program and erase operations are not allowed. This option is available for top or bottom parameter devices.

#### Table 26. Selectable 512KB OTP Block Mapping

Density	Top Parameter Configuration	Bottom Parameter Configuration
256-Mbit	blocks 258:255 (parameters)	blocks 3:0 (parameters)
	block 254 (main)	block 4 (main)
	block 253 (main)	block 5 (main)
	block 252 (main)	block 6 (main)
		•
128-Mbit	blocks 130:127 (parameters)	blocks 3:0 (parameters)
	block 126 (main)	block 4 (main)
	block 125 (main)	block 5 (main)
	block 124 (main)	block 6 (main)
64-Mbit	blocks 66:63 (parameters)	blocks 3:0 (parameters)
	block 62 (main)	block 4 (main)
	block 61 (main)	block 5 (main)
	block 60 (main)	block 6 (main)

#### Notes:

- The 512-Mbit devices will have multiple die and selectable OTP Areas depending on the placement of the parameter blocks.
   When programming the OTP bits in PR-LR0 for a Top Parameter Device, the following
- When programming the OTP bits in PR-LR0 for a Top Parameter Device, the following upper address bits must also be driven properly: A[Max:17] driven high (V<sub>IH</sub>) for TSOP and Easy BGA packages, and A[Max:16] driven high (V<sub>IH</sub>) for QUAD+ SCSP

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 69 www.DataSheet4U.com

August 2006 Order Number: 314749-002US www.DataSheet4U.com



# 13.2.2 Permanent Block Locking of up to Full Main Array

This option allows all Main Blocks (plus the four 32KB parameter blocks together as one block) to be configured as One-Time Programmable (OTP) to prevent further program and erase operations. This option is available for top or bottom parameter devices.

Ask your local Intel representative for details about either of these Selectable OTP implementations.



# 13.3 Protection Registers


The device contains 17 Protection Registers (PRs) that can be used to implement system security measures and/or device identification. Each Protection Register can be individually locked.

The first 128-bit Protection Register is comprised of two 64-bit (8-word) segments. The lower 64-bit segment is pre-programmed at the Intel factory with a unique 64-bit number. The other 64-bit segment, as well as the other sixteen 128-bit Protection Registers, are blank. Users can program these registers as needed. When programmed, users can then lock the Protection Register(s) to prevent additional bit programming (see Figure 32, "Protection Register Map" on page 71).

The user-programmable Protection Registers contain one-time programmable (OTP) bits; when programmed, register bits cannot be erased. Each Protection Register can be accessed multiple times to program individual bits, as long as the register remains unlocked.

Each Protection Register has an associated Lock Register bit. When a Lock Register bit is programmed, the associated Protection Register can only be read; it can no longer be programmed. Additionally, because the Lock Register bits themselves are OTP, when programmed, Lock Register bits cannot be erased. Therefore, when a Protection Register is locked, it cannot be unlocked.

Figure 32. Protection Register Map



August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 71 www.DataSheet4U.com

August 2006

www.DataSheet4U.com

Order Number: 314749-002US



# 13.3.1 Reading the Protection Registers

The Protection Registers can be read from any address. To read the Protection Register, first issue the Read Device Identifier command at any address to place the device in the Read Device Identifier state (see Section 9.2, "Device Commands" on page 47). Next, perform a read operation using the address offset corresponding to the register to be read. Table 28, "Device Identifier Information" on page 75 shows the address offsets of the Protection Registers and Lock Registers. Register data is read 16 bits at a time.

## 13.3.2 Programming the Protection Registers

To program any of the Protection Registers, first issue the Program Protection Register command at the parameter's base address plus the offset to the desired Protection Register (see Section 9.2, "Device Commands" on page 47). Next, write the desired Protection Register data to the same Protection Register address (see Figure 32, "Protection Register Map" on page 71).

The device programs the 64-bit and 128-bit user-programmable Protection Register data 16 bits at a time (see Figure 46, "Protection Register Programming Flowchart" on page 90). Issuing the Program Protection Register command outside of the Protection Register's address space causes a program error (SR[4] set). Attempting to program a locked Protection Register causes a program error (SR[4] set) and a lock error (SR[1] set).

Note:

When programming the OTP bits in PR-LR0 for a **Top Parameter Device**, the following upper address bits must also be driven properly: A[Max:17] driven high  $(V_{IH})$  for TSOP and Easy BGA packages, and A[Max:16] driven high  $(V_{IH})$  for QUAD+ SCSP

## 13.3.3 Locking the Protection Registers

Each Protection Register can be locked by programming its respective lock bit in the Lock Register. To lock a Protection Register, program the corresponding bit in the Lock Register by issuing the Program Lock Register command, followed by the desired Lock Register data (see Section 9.2, "Device Commands" on page 47). The physical addresses of the Lock Registers are 0x80 for register 0 and 0x89 for register 1. These addresses are used when programming the lock registers (see Table 28, "Device Identifier Information" on page 75).

Bit 0 of Lock Register 0 is already programmed at the factory, locking the lower, preprogrammed 64-bit region of the first 128-bit Protection Register containing the unique identification number of the device. Bit 1 of Lock Register 0 can be programmed by the user to lock the user-programmable, 64-bit region of the first 128-bit Protection Register. When programming Bit 1 of Lock Register 0, all other bits need to be left as '1' such that the data programmed is 0xFFFD.

Lock Register 1 controls the locking of the upper sixteen 128-bit Protection Registers. Each of the 16 bits of Lock Register 1 correspond to each of the upper sixteen 128-bit Protection Registers. Programming a bit in Lock Register 1 locks the corresponding 128-bit Protection Register.

Caution: After being locked, the Protection Registers cannot be unlocked.



### 14.0 Special Read States

The following sections describe non-array read states. Non-array reads can be performed in asynchronous read or synchronous burst mode. A non-array read operation occurs as asynchronous single-word mode. When non-array reads are performed in asynchronous page mode only the first data is valid and all subsequent data are undefined. When a non-array read operation occurs as synchronous burst mode, the same word of data requested will be output on successive clock edges until the burst length requirements are satisfied.

Refer to the following waveforms for more detailed information:

- Figure 15, "Asynchronous Single-Word Read (ADV# Low)" on page 36
- Figure 16, "Asynchronous Single-Word Read (ADV# Latch)" on page 37
- Figure 18, "Synchronous Single-Word Array or Non-array Read Timing" on page 38

### 14.1 Read Status Register

To read the Status Register, issue the Read Status Register command at any address. Status Register information is available to which the Read Status Register, Word Program, or Block Erase command was issued. Status Register data is automatically made available following a Word Program, Block Erase, or Block Lock command sequence. Reads from the device after any of these command sequences outputs the device's status until another valid command is written (e.g. Read Array command).

The Status Register is read using single asynchronous-mode or synchronous burst mode reads. Status Register data is output on DQ[7:0], while 0x00 is output on DQ[15:8]. In asynchronous mode the falling edge of OE#, or CE# (whichever occurs first) updates and latches the Status Register contents. However, reading the Status Register in synchronous burst mode, CE# or ADV# must be toggled to update status data.

The Device Write Status bit (SR[7]) provides overall status of the device. Status register bits SR[6:1] present status and error information about the program, erase, suspend,  $V_{PP}$ , and block-locked operations.

#### Table 27. Status Register Description (Sheet 1 of 2)

Status Regis	ster (SR)					Default V	alue = 0x80			
Device Write Status	Erase Suspend Status		Program Status	V <sub>PP</sub> Status	Program Suspend Status	Block- Locked Status	BEFP Status			
DWS	ESS	ES	PS	VPPS	PSS	BLS	BWS			
7	6	5	4	3	2	1	0			
Bit	Na	me	Description							
7	Device Write (DWS)	Status	0 = Device is busy; program or erase cycle in progress; SR[0] valid. 1 = Device is ready; SR[6:1] are valid.							
6	Erase Susper (ESS)	nd Status	0 = Erase suspend not in effect. 1 = Erase suspend in effect.							
5	Erase Status	(ES)	0 = Erase successful. 1 = Erase fail or program sequence error when set with SR[4,7].							
4	Program Stat	us (PS)	0 = Program successful. 1 = Program fail or program sequence error when set with SR[5,7]							
3	V <sub>PP</sub> Status (V	PPS)	0 = VPP within acceptable limits during program or erase operation. 1 = VPP < VPPLK during program or erase operation.							

August 2006 Order Number: 314749-002US

August 2006

www.DataSheet4U.com

Order Number: 314749-002US



#### Table 27. Status Register Description (Sheet 2 of 2)

Status Regis	ster (SR)	Default Value = 0x80
2	Program Suspend Status (PSS)	0 = Program suspend not in effect. 1 = Program suspend in effect.
1	Block-Locked Status (BLS)	0 = Block not locked during program or erase. 1 = Block locked during program or erase; operation aborted.
0	BEFP Status (BWS)	After Buffered Enhanced Factory Programming (BEFP) data is loaded into the buffer:  0 = BEFP complete.  1 = BEFP in-progress.

Note:

Always clear the Status Register prior to resuming erase operations. It avoids Status Register ambiguity when issuing commands during Erase Suspend. If a command sequence error occurs during an erase-suspend state, the Status Register contains the command sequence error status (SR[7,5,4] set). When the erase operation resumes and finishes, possible errors during the erase operation cannot be detected via the Status Register because it contains the previous error status.

#### 14.1.1 Clear Status Register

The Clear Status Register command clears the status register. It functions independent of  $V_{pp}$ . The Write State Machine (WSM) sets and clears SR[7,6,2], but it sets bits SR[5:3,1] without clearing them. The Status Register should be cleared before starting a command sequence to avoid any ambiguity. A device reset also clears the Status Register.

#### 14.2 Read Device Identifier

The Read Device Identifier command instructs the device to output manufacturer code, device identifier code, block-lock status, protection register data, or configuration register data (see Section 9.2, "Device Commands" on page 47 for details on issuing the Read Device Identifier command). Table 28, "Device Identifier Information" on page 75 and Table 29, "Device ID codes" on page 75 show the address offsets and data values for this device.



#### Table 28. Device Identifier Information

Item	Address <sup>(1)</sup>	Data		
Manufacturer Code	0x00	0089h		
Device ID Code	0x01	ID (see Table 29)		
Block Lock Configuration:		Lock Bit:		
Block Is Unlocked		$DQ_0 = 0b0$		
Block Is Locked	BBA + 0x02	$DQ_0 = 0b1$		
Block Is not Locked-Down		$DQ_1 = 0b0$		
Block Is Locked-Down		$DQ_1 = 0b1$		
Read Configuration Register	0x05	RCR Contents		
Lock Register 0	0x80	PR-LK0		
64-bit Factory-Programmed Protection Register	0x81-0x84	Factory Protection Register Data		
64-bit User-Programmable Protection Register	0x85-0x88	User Protection Register Data		
Lock Register 1	0x89	Protection Register Data		
128-bit User-Programmable Protection Registers	0x8A-0x109	PR-LK1		

#### Notes:

#### Table 29. Device ID codes

		Device Identifier Codes			
ID Code Type	Device Density	-T (Top Parameter)	–B (Bottom Parameter)		
	64-Mbit	881D	8820		
Device Code	128-Mbit	881E	8821		
	256-Mbit	891F	8922		

**Note:** The 512-Mbit devices do not have a Device ID associated with them. Each die within the stack can be identified by either of the 256-Mbit Device ID codes depending on its parameter option.

### 14.3 CFI Query

The CFI Query command instructs the device to output Common Flash Interface (CFI) data when read. See Section 9.2, "Device Commands" on page 47 for details on issuing the CFI Query command. Appendix C, "Common Flash Interface" on page 91 shows CFI information and address offsets within the CFI database.

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 75 www.DataSheet4U.com

<sup>1.</sup> BBA = Block Base Address.



### **Appendix A Write State Machine**

Figure 33 through Figure 38 show the command state transitions (Next State Table) based on incoming commands. Only one partition can be actively programming or erasing at a time. Each partition stays in its last read state (Read Array, Read Device ID, CFI Query or Read Status Register) until a new command changes it. The next WSM state does not depend on the partition's output state.

Figure 33. Write State Machine—Next State Table (Sheet 1 of 6)

				Com	ımand Ir	nput to C	hip and r	esulting	Chip Next	State		
Current Chip State (7)		Read Array <sup>(2)</sup>	Word Program <sup>(3,4)</sup>	Buffered Program (BP)	Erase Setup (3,4)	Buffered Enhanced Factory Pgm Setup (3, 4)	BE Confirm, P/E Resume, ULB, Confirm <sup>(8)</sup>	BP / Prg / Erase Suspend	Read Status	Clear Status Register <sup>(5)</sup>	Read ID/Query	Lock, Unloc Lock-dowr CR setup (
		(FFH)	(10H/40H)	(E8H)	(20H)	(80H)	(D0H)	(B0H)	(70H)	(50H)	(90H, 98H)	(60H)
Rea	ıdy	Ready	Program Setup	BP Setup	Erase Setup	BEFP Setup			Ready			Lock/CR Setup
Lock/CR	t Setup		Re	eady (Lock Err	or)		Ready (Unlock Block)		Rea	ady (Lock Erro	or)	
OTP	Setup		OTP Busy									
	Busy Setup					,	Word Progran	n Ruev				
Word	Busy			Progra	m Busy		vvoid i Tograi	Word Word Program Word Program Busy Suspend				
Program	Suspend		Word	d Program Sus	spend		Word Program Busy	·	Word	Program Sus	pend	
	Setup		BP Load 1									
	BP Load 1						BP Load	2				
20	BP Load 2				BP Confirm	if Data load in	to Program Bu	uffer is comple	te; Else BP Load	2		
BP	BP Confirm			Ready (Error)	1		BP Busy		F	Ready (Error)		
	BP Busy			BP	Busy			BP Suspend		BP B	usy	
	BP Suspend			BP Suspend			BP Busy		I	BP Suspend		
	Setup			Ready (Error)			Erase Busy		F	Ready (Error)		
	Busy			Erase	Busy			Erase Suspend		Erase	Busy	
Erase	Suspend Erase Suspend				Suspend	Erase Busy	/ Erase Suspend			Lock/CR Setup in Erase Suspend		



Figure 34. Write State Machine—Next State Table (Sheet 2 of 6)

				Com	mand Ir	put to C	hip and	resulting	Chip Next	State		
Current Chip State <sup>(7)</sup>		Read Array <sup>(2)</sup>	Word Program <sup>(3,4)</sup>	Buffered Program (BP)	Erase Setup <sup>(3,4)</sup>	Buffered Enhanced Factory Pgm Setup (3, 4)	BE Confirm, P/E Resume, ULB, Confirm <sup>(8)</sup>	BP / Prg / Erase Suspend	Read Status	Clear Status Register <sup>(5)</sup>	Read ID/Query	Lock, Unlock Lock-down, CR setup (4)
		(FFH)	(FFH) (10H/40H) (E8H) (20H) (80H) (D0H						(70H)	(50H)	(90H, 98H)	(60H)
	Setup					Word Pro	gram Busy in	Erase Susper	nd			
Word Program in Erase	Busy		Word	Program Bus	y in Erase Su	uspend		Word Program Suspend in Erase Suspend Suspend				d Busy
Suspend	Suspend	Word Program Suspend in Erase Suspend Busy in Erase Suspend Erase Suspend Suspend in Erase Suspend Erase Suspend										
	Setup		BP Load 1									
	BP Load 1		BP Load 2									
	BP Load 2				BP Confirm i	f Data load in	to Program Bu	uffer is comple	te; Else BP Load	2		
BP in Erase Suspend	BP Confirm		Eras	se Suspend (E	rror)		BP Busy in Erase Suspend	Ready (Error in Erase Suspend)				
	BP Busy			BP Busy in Er	ase Suspend	d		BP Suspend in Erase BP Busy in Erase Suspend Suspend				
	BP Suspend		BP Susp	end in Erase \$	Suspend		BP Busy in Erase Suspend	BP Suspend in Erase Suspend				
Lock/CR Set Susp			Erase S	Suspend (Lock	(Error)		Erase Suspend (Unlock Block)	Erase Suspend (Lock Error [Botch])				
Buffered Enhanced Factory	Setup			Ready (Error)			BEFP Loading Data (X=32)	Ready (Error)				
Program Mode	BEFP Busy	BEFF	BEFP Program and Verify Busy (if Block Address given matches address given on BEFP Setup command). Commands treated as data. (7)									ata. (7)

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 77 www.DataSheet4U.com



Figure 35. Write State Machine—Next State Table (Sheet 3 of 6)

		(	Comman	d Input t	o Chip a	nd resulting	Chip Next S	tate		
Current Chip State <sup>(7)</sup>		OTP Setup <sup>(4)</sup>	Lock Block Confirm (8) Confirm (8) Write RCR Confirm (8) Confirm (8) Confirm (8) Confirm (8) (2FH) (03H) (XXXXH) (all other codes)							
		(C0H) OTP	(01H)	(2FH)	(03H)	` ′	(all other codes)			
Rea	ady	Setup			Rea	ady				
Lock/CF	R Setup	Ready (Lock Error)	Ready (Lock Block)	(Lock Down Ready (Lock Error)				N/A		
ОТР	Setup		OTP Busy							
	Busy Setup		Word Program Busy							
Word Program	Busy		Word Program Busy							
Piogram	Suspend	Word Program Suspend								
	Setup	BP Load 1								
	BP Load 1		BP Load 2 Ready (BP Load 2 BP Load 2							
ВР	BP Load 2	BP Conf		ad into Progra LSE BP load		Ready	BP Confirm if Data load into Program Buffer is complete; ELSE BP Load 2	N/A		
	BP Confirm		Read	y (Error)		Ready (Error) (Proceed if unlocked or lock error)	Ready (Error)			
	BP Busy				BP Busy			Ready		
	BP Suspend				BP Suspend					
	Setup				Ready (Error	)		N/A		
	Busy				Erase Busy	•		Ready		
Erase	Suspend			E	Erase Suspen			N/A		



Figure 36. Write State Machine—Next State Table (Sheet 4 of 6)

			comman	d Input t	o Chip a	nd resulting	Chip Next S	tate			
Current Chip State <sup>(7)</sup>		OTP Setup <sup>(4)</sup>	Lock Block Confirm <sup>(8)</sup>	Lock-Down Block Confirm <sup>(8)</sup>	Write RCR Confirm <sup>(8)</sup>	Block Address (?WA0) <sup>9</sup>	Illegal Cmds or BEFP Data <sup>(1)</sup>	WSM Operation Completes			
		(C0H)	(01H)	(2FH)	(03H)	(XXXXH)	(all other codes)				
	Setup			Word Progra	am Busy in Er	ase Suspend		NA			
Word Program in Erase	Busy		٧	Vord Program	Busy in Erase	e Suspend Busy		Erase Suspen			
Suspend	Suspend		N/A								
	Setup		BP Load 1								
	BP Load 1		ВР	Load 2		Ready (BP Load 2	BP Load 2				
	BP Load 2	BP Conf		ad into Progra		Ready	BP Confirm if Data load into Program Buffer is complete; Else BP Load 2	N/A			
BP in Erase Suspend	BP Confirm	R	eady (Error in	n Erase Suspe	end)	Ready (Error) (Proceed if unlocked or lock error)	Ready (Error)				
	BP Busy			BP Bu	ısy in Erase Sı	uspend		Erase Suspen			
	BP Suspend			BP Susp	oend in Erase	Suspend					
Lock/CR Set		Erase Suspend (Lock Error)	Erase Suspend (Lock Block)	Erase Suspend (Lock Down Block)	Erase Suspend (Set CR)	Erase Susper	nd (Lock Error)	N/A			
Buffered Enhanced	Setup		Read	y (Error)		Ready (BEFP Loading Data)	Ready (Error)				
Factory Program Mode	BEFP Busy	given ma	atches addre	rify Busy (if Bluss given on Bluss treated as	EFP Setup	Ready	BEFP Busy	Ready			

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 79 www.DataSheet4U.com



Figure 37. Write State Machine—Next State Table (Sheet 5 of 6)

	Output Next State Table										
	Command Input to Chip and resulting Output Mux Next State										
Current chip state	Read Array <sup>(2)</sup>	Word Program Setup (3,4)	BP Setup	Erase Setup <sup>(3,4)</sup>	Buffered Enhanced Factory Pgm Setup (3, 4)	BE Confirm, P/E Resume, ULB Confirm	Program/ Erase Suspend	Read Status	Clear Status Register <sup>(5)</sup>	Read ID/Query	Lock, Unlock Lock-down, CR setup <sup>(4)</sup>
	(FFH)	(10H/40H)	(E8H)	(20H)	(30H)	(D0H)	(B0H)	(70H)	(50H)	(90H, 98H)	(60H)
BEFP Setup, BEFP Pgm & Verify Busy, Erase Setup, OTP Setup, BP: Setup, Load 1, Load 2, Confirm, Word Pgm Setup, Word Pgm Setup in Erase Susp, BP Setup, Load1, Load 2, Confirm in Erase Suspend		Status Read									
Lock/CR Setup, Lock/CR Setup in Erase Susp						Status Re	ad				
OTP Busy  Ready, Erase Suspend, BP Suspend  BP Busy, Word Program Busy, Erase Busy, BP Busy BP Busy in Erase Suspend Word Pgm Suspend, Word Pgm Busy in Erase Suspend, Pgm Suspend In Erase Suspend	Read Array	Status Read				Output does	not change.	Status Read	Output mux does not change.	Status Read	Status Read



Figure 38. Write State Machine—Next State Table (Sheet 6 of 6)

Output Next State Table									
	Co	Command Input to Chip and resulting Output Mux Next State							
Current chip state	OTP Setup <sup>(4)</sup>	Lock Block Confirm <sup>(8)</sup>	Lock-Down Block Confirm <sup>(8)</sup>	Write CR Confirm <sup>(8)</sup>	Block Address (?WA0)	Illegal Cmds or BEFP Data <sup>(1)</sup>	WSM Operation Completes		
	(C0H)	(01H)	(2FH)	(03H)	(FFFFH)	(all other codes)			
BEFP Setup, BEFP Pgm & Verify Busy, Erase Setup, OTP Setup, BP: Setup, Load 1, Load 2, Confirm, Word Pgm Setup, Word Pgm Setup in Erase Susp, BP Setup, Load1, Load 2, Confirm in Erase Suspend		Status Read							
Lock/CR Setup, Lock/CR Setup in Erase Susp		Status Rea	d	Array Read	Status				
OTP Busy							Output does not change.		
Ready, Erase Suspend, BP Suspend BP Busy, Word Program Busy, Erase Busy, BP Busy BP Busy in Erase Suspend Word Pgm Suspend, Word Pgm Busy in Erase Suspend, Pgm Suspend In Erase Suspend	Status Read	Outp	ut does not ch	nange.	Array Read	Output does not change.			

#### Notes:

- 1.
- 2.
- 3.
- "Illegal commands" include commands outside of the allowed command set (allowed commands: 40H [pgm], 20H [erase], etc.)
  If a "Read Array" is attempted from a busy partition, the result will be invalid data. The ID and Query data are located at different locations in the address map.
  1st and 2nd cycles of "2 cycles write commands" must be given to the same partition address, or unexpected results will occur.
  To protect memory contents against erroneous command sequences, there are specific instances in a multi-cycle command sequence in which the second cycle will be ignored. For example, when the device is program suspended and an erase setup command (0x20) is given followed by a confirm/resume command (0xD0), the second command will be ignored because it is unclear whether the user intends to erase the block or resume the program operation. 4. to erase the block or resume the program operation.

August 2006 Order Number: 314749-002US Intel<sup>®</sup> P33 Flash Memory Datasheet www.DataSheet4U.com






- The Clear Status command only clears the error bits in the status register if the device is not in the following modes: WSM running (Pgm Busy, Erase Busy, Pgm Busy In Erase Suspend, OTP Busy, BEFP
- 6.
- BEFP writes are only allowed when the status register bit #0 = 0, or else the data is ignored. The "current state" is that of the "chip" and not of the "partition"; Each partition "remembers" which output (Array, ID/CFI or Status) it was last pointed to on the last instruction to the "chip", but the next 7. state of the chip does not depend on where the partition's output multiplexer (mux) is presently pointing to.
- Confirm commands (Lock Block, Unlock Block, Lock-Down Block, Configuration Register) perform the operation and then move to the Ready State. 8.
- 9. WAO refers to the block address latched during the first write cycle of the current operation.



### **Appendix B Flowcharts**

Figure 39. Word Program Flowchart



August 2006 Order Number: 314749-002US Intel® P33 Flash Memory
Datasheet
83
www.DataSheet4U.com



Figure 40. Program Suspend/Resume Flowchart








Figure 41. Buffer Program Flowchart



August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 85 www.DataSheet4U.com



Figure 42. **BEFP Flowchart** 



Bus State	Operation	Comments			
Write	Unlock Block	V <sub>PPH</sub> applied to VPP			
Write (Note 1)	BEFP Setup	Data = 0x80 @ 1 <sup>st</sup> Word Address			
Write	BEFP Confirm	Data = 0x80 @ 1 <sup>st</sup> Word Address <sup>1</sup>			
Read	Status Register	Data = Status Register Data Address = 1 <sup>st</sup> Word Addr.			
Standby	BEFP Setup Done?	Check SR[7]: 0 = BEFP Ready 1 = BEFP Not Ready			
Standby	Error Condition Check	If SR[7] is set, check: SR[3] set = V <sub>PP</sub> Error SR[1] set = Locked Block			

#### BEFP Program & Verify

Bus State	Operation	Comments
Read	Status Register	Data = Status Register Data Address = 1 <sup>st</sup> Word Addr.
Standby	Data Stream Ready?	Check SR[0]: 0 = Ready for Data 1 = Not Ready for Data
Standby	Initialize Count	X = 0
Write (note 2)	Load Buffer	Data = Data to Program Address = 1 <sup>st</sup> Word Addr.
Standby	Increment Count	X = X+1
Standby	Buffer Full?	X = 32? Yes = Read SR[0] No = Load Next Data Word
Read	Status Register	Data = Status Reg. Data Address = 1 <sup>st</sup> Word Addr.
Standby	Program Done?	Check SR[0]: 0 = Program Done 1 = Program in Progress
Standby	Last Data?	No = Fill buffer again Yes = Exit
Write	Exit Prog & Verify Phase	Data = 0xFFFF @ address not in current block

#### **BEFP Exit**

Bus State	Operation	Comments
Read	Status Register	Data = Status Register Data Address = 1 <sup>st</sup> Word Addr.
Standby	Check Exit Status	Check SR[7]: 0 = Exit Not Completed 1 = Exit Completed

Repeat for subsequent blocks;

After BEFP exit, a full Status Register check can determine if any program error occurred;

See full Status Register check procedure in the Word Program flowchart.

August 2006 Order Number: 314749-002US www.DataSheet4U.com


Write 0xFF to enter Read Array state

1. First-word address to be programmed within the target block must be aligned on a write -buffer boundary.

2. Write-buffer contents are programmed sequentially to the flash array starting at the first word address (WSM internally increments addressing).



Figure 43. Block Erase Flowchart



August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 87 WWW.DataSheet4U.com



Figure 44. Erase Suspend/Resume Flowchart







Figure 45. Block Lock Operations Flowchart




August 2006 Order Number: 314749-002US Intel<sup>®</sup> P33 Flash Memory Datasheet 89 WWW.DataSheet4U.com

August 2006 Order Number: 314749\_002US

www.DataSheet4U.com



Figure 46. Protection Register Programming Flowchart





### **Appendix C Common Flash Interface**

The Common Flash Interface (CFI) is part of an overall specification for multiple command-set and control-interface descriptions. This appendix describes the database structure containing the data returned by a read operation after issuing the CFI Query command (see Section 9.2, "Device Commands" on page 47). System software can parse this database structure to obtain information about the flash device, such as block size, density, bus width, and electrical specifications. The system software will then know which command set(s) to use to properly perform flash writes, block erases, reads and otherwise control the flash device.

### C.1 Query Structure Output

The Query database allows system software to obtain information for controlling the flash device. This section describes the device's CFI-compliant interface that allows access to Query data.

Query data are presented on the lowest-order data outputs ( $DQ_{7-0}$ ) only. The numerical offset value is the address relative to the maximum bus width supported by the device. On this family of devices, the Query table device starting address is a 10h, which is a word address for x16 devices.

For a word-wide (x16) device, the first two Query-structure bytes, ASCII "Q" and "R," appear on the low byte at word addresses 10h and 11h. This CFI-compliant device outputs 00h data on upper bytes. The device outputs ASCII "Q" in the low byte ( $DQ_{7-0}$ ) and 00h in the high byte ( $DQ_{15-8}$ ).

At Query addresses containing two or more bytes of information, the least significant data byte is presented at the lower address, and the most significant data byte is presented at the higher address.

In all of the following tables, addresses and data are represented in hexadecimal notation, so the "h" suffix has been dropped. In addition, since the upper byte of wordwide devices is always "00h," the leading "00" has been dropped from the table notation and only the lower byte value is shown. Any x16 device outputs have 00h on the upper byte in this mode.

#### Table 30. Summary of Query Structure Output as a Function of Device and Mode

Device	Hex Offset	Hex Code	ASCII Value
	00010:	51	"Q"
Device Addresses	00011:	52	"R"
	00012:	59	"Y"

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 91 www.DataSheet4U.com



**Example of Query Structure Output of x16- Devices** Table 31.

	Word Addressi	ng:	Byte Addressing:				
Offset	Hex Code	Value	Offset	Hex Code	Value		
$A_X - A_0$	D <sub>15</sub> ·	-D <sub>0</sub>	$A_X - A_0$	D <sub>7</sub>	$-D_0$		
00010h	0051	"Q"	00010h	51	"Q"		
00011h	0052	"R"	00011h	52	"R"		
00012h	0059	"Y"	00012h	59	"Y"		
00013h	$P_ID_{LO}$	PrVendor	00013h	P_ID <sub>LO</sub>	PrVendor		
00014h	$P_ID_HI$	ID#	00014h	P_ID <sub>LO</sub>	ID#		
00015h	$P_{LO}$	PrVendor	00015h	P_ID <sub>HI</sub>	ID#		
00016h	$P_{HI}$	TblAdr	00016h				
00017h	$A\_ID_{LO}$	AltVendor	00017h				
00018h	$A_ID_{HI}$	ID#	00018h				
	***						

#### **Query Structure Overview C.2**

The Query command causes the flash component to display the Common Flash Interface (CFI) Query structure or database. Table 32 summarizes the structure subsections and address locations.

#### Table 32. **Query Structure**

Offset	Sub-Section Name	Description <sup>(1)</sup>
00001-Fh	Reserved	Reserved for vendor-specific information
00010h	CFI query identification string	Command set ID and vendor data offset
0001Bh	System interface information	Device timing & voltage information
00027h	Device geometry definition	Flash device layout
<b>P</b> (3)	Drimony Intel anacific Extended Overs Table	Vendor-defined additional information specific
P <sup>(-)</sup>	Primary Intel-specific Extended Query Table	to the Primary Vendor Algorithm

#### Notes:

- Refer to the Query Structure Output section and offset 28h for the detailed definition of offset address as a function of device bus width and mode.

  BA = Block Address beginning location (i.e., 08000h is block 1's beginning location when the block size is 32-KWord).
- 2.
- Offset 15 defines "P" which points to the Primary Intel-specific Extended Query Table. 3.



# C.3 CFI Query Identification String

The Identification String provides verification that the component supports the Common Flash Interface specification. It also indicates the specification version and supported vendor-specified command set(s).

#### Table 33. CFI Identification

044	Lanath	Description		Hex	
Offset	Length	Description	Add.	Code	Value
10h	3	Query-unique ASCII string "QRY"	10:	51	"Q"
			11:	52	"R"
			12:	59	"Y"
13h	2	Primary vendor command set and control interface ID code.	13:	01	
		16-bit ID code for vendor-specified algorithms	14:	00	
15h	2	Extended Query Table primary algorithm address	15:	0A	
			16:	01	
17h	2	Alternate vendor command set and control interface ID code.	17:	00	
		0000h means no second vendor-specified algorithm exists	18:	00	
19h	2	Secondary algorithm Extended Query Table address.	19:	00	
		0000h means none exists	1A:	00	

#### Table 34. System Interface Information

Offset	Length	Description	Add.	Hex Code	Value
1Bh	1	$V_CC$ logic supply minimum program/erase voltage	1B:	23	2.3V
		bits 0-3 BCD 100 mV			
		bits 4–7 BCD volts			
1Ch	1	$V_{ m CC}$ logic supply maximum program/erase voltage	1C:	36	3.6V
		bits 0–3 BCD 100 mV			
		bits 4–7 BCD volts			
1Dh	1	V <sub>PP</sub> [programming] supply minimum program/erase voltage	1D:	85	8.5V
		bits 0–3 BCD 100 mV			
		bits 4–7 HEX volts			
1Eh	1	V <sub>PP</sub> [programming] supply maximum program/erase voltage	1E:	95	9.5V
		bits 0–3 BCD 100 mV			
		bits 4–7 HEX volts			
1Fh	1	"n" such that typical single word program time-out = 2 <sup>n</sup> μ-sec	1F:	08	256µs
20h	1	"n" such that typical full buffer write time-out = 2 <sup>n</sup> μ-sec	20:	09	512µs
21h	1	"n" such that typical block erase time-out = 2" m-sec	21:	0A	1s
22h	1	"n" such that typical full chip erase time-out = 2 <sup>n</sup> m-sec	22:	00	NA
23h	1	"n" such that maximum word program time-out = 2 <sup>n</sup> times typical	23:	01	512µs
24h	1	"n" such that maximum buffer write time-out = 2 <sup>n</sup> times typical	24:	01	1024µs
25h	1	"n" such that maximum block erase time-out = 2 <sup>n</sup> times typical	25:	02	4s
26h	1	"n" such that maximum chip erase time-out = 2 <sup>n</sup> times typical	26:	00	NA

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 93 WWW.DataSheet4U.com



# **C.4** Device Geometry Definition

#### **Table 35.** Device Geometry Definition

Offset	Length	Description							Code			
27h	1	"n" such	that de	vice size	e = 2 <sup>n</sup> in	number	of bytes	1		27:	See tal	ole below
		"n" such	Flash device interface code assignment: "n" such that n+1 specifies the bit field that represents the flash device width capabilities as described in the table:									
		7	6	5	4	3	2	1	0			
28h	2	_	_	_	l —	x64	x32	x16	x8	28:	01	x16
		15	14	13	12	11	10	9	8			
		_	_		_	_	_	_		29:	00	
2Ah	2	"n" such	that ma	aximum	number	of bytes	in write	buffer =	2 <sup>n</sup>	2A: 2B:	06 00	64
2Ch	1	Number	of eras	e block	regions (	x) within	device:			2C:		
		2. x sp mo	pecifies re contig	the num guous sa	se block ber of de ame-size ked parti	evice reg erase b	jions wit locks.	h one or			See tal	ole below
2Dh	4	bits 0-	–15 = y,	y+1 = n	nformation umber o erase b	f identica				2D: 2E: 2F: 30:	See tal	ole below
31h	4	Erase Block Region 2 Information bits 0–15 = y, y+1 = number of identical-size erase blocks bits 16–31 = z, region erase block(s) size are z x 256 bytes						31: 32: 33: 34:	See table below			
35h	4	Reserve	ed for fu	ture eras	se block	region ir	nformatio	on		35: 36: 37: 38:	See tal	ole below

Address	64-Mbit		128-	-Mbit	256-Mbit		
	–B	_T	–B	_T	–B	-T	
27:	17	17	18	18	19	19	
28:	01	01	01	01	01	01	
29:	00	00	00	00	00	00	
2A:	06	06	06	06	06	06	
2B:	00	00	00	00	00	00	
2C:	02	02	02	02	02	02	
2D:	03	3E	03	7E	03	FE	
2E:	00	00	00	00	00	00	
2F:	80	00	80	00	80	00	
30:	00	02	00	02	00	02	
31:	3E	03	7E	03	FE	03	
32:	00	00	00	00	00	00	
33:	00	80	00	80	00	80	
34:	02	00	02	00	02	00	
35:	00	00	00	00	00	00	
36:	00	00	00	00	00	00	
37:	00	00	00	00	00	00	
38:	00	00	00	00	00	00	



# C.5 Intel-Specific Extended Query Table

#### Table 36. Primary Vendor-Specific Extended Query

Offset <sup>(1)</sup>	Length	Description Hex			
P = 10Ah		(Optional flash features and commands)	Add.	Code	Value
(P+0)h	3	Primary extended query table	10A	50	"P"
(P+1)h		Unique ASCII string "PRI"	10B:	52	"R"
(P+2)h			10C:	49	" "
(P+3)h	1	Major version number, ASCII	10D:	31	"1"
(P+4)h	1	Minor version number, ASCII	10E:	34	"4"
(P+5)h	4	Optional feature and command support (1=yes, 0=no)	10F:	E6	
(P+6)h		bits 11–29 are reserved; undefined bits are "0." If bit 31 is	110:	01	
(P+7)h		"1" then another 31 bit field of Optional features follows at	111:	00	
(P+8)h		the end of the bit–30 field.		See tabl	e below
		bit 0 Chip erase supported	bit (	0 = 0	No
		bit 1 Suspend erase supported	bit 1	1 = 1	Yes
		bit 2 Suspend program supported	bit 2	2 = 1	Yes
		bit 3 Legacy lock/unlock supported	bit 3	3 = 0	No
		bit 4 Queued erase supported	bit 4	1 = 0	No
		bit 5 Instant individual block locking supported	bit 8	5 = 1	Yes
		bit 6 Protection bits supported	bit 6	5 = 1	Yes
		bit 7 Pagemode read supported	bit 7	Yes	
		bit 8 Synchronous read supported	bit 8	Yes	
		bit 9 Simultaneous operations supported	bit 9	9 = 0	No
		bit 10 Extended Flash Array Blocks supported	bit 1	0 = 0	No
		bit 30 CFI Link(s) to follow	bit 3	30	See
		` ,			table
		bit 31 Another "Optional Features" field to follow	bit 3		below
(P+9)h	1	Supported functions after suspend: read Array, Status, Query	113:	01	
		Other supported operations are:			
		bits 1–7 reserved; undefined bits are "0"			
		bit 0 Program supported after erase suspend		) = 1	Yes
(P+A)h	2	Block status register mask	114:	03	
(P+B)h		bits 2–15 are Reserved; undefined bits are "0"	115:	00	
		bit 0 Block Lock-Bit Status register active	bit (	) = 1	Yes
		bit 1 Block Lock-Down Bit Status active		1 = 1	Yes
		bit 4 EFA Block Lock-Bit Status register active	bit 4	1 = 0	No
		bit 5 EFA Block Lock-Down Bit Status active	bit 8	5 = 0	No
(P+C)h	1	V <sub>CC</sub> logic supply highest performance program/erase voltage	116:	30	3.0V
		bits 0–3 BCD value in 100 mV			
		bits 4–7 BCD value in volts			
(P+D)h	1	V <sub>PP</sub> optimum program/erase supply voltage	117:	90	9.0V
		bits 0–3 BCD value in 100 mV			
		bits 4–7 HEX value in volts			

Address	Disc	crete	512-Mbit				
	<b>–</b> В	–T	_	_B _T		Т	
	-	_	die 1 (B)	die 2 (T)	die 1 (T)	die 2 (B)	
112:	00	00	40	00	40	00	

August 2006 Order Number: 314749-002US



#### Table 37. Protection Register Information

Offset <sup>(1)</sup>	Length	Description		Hex	
P = 10Ah		(Optional flash features and commands)	Add.	Code	Value
(P+E)h	1	Number of Protection register fields in JEDEC ID space.	118:	02	2
		"00h," indicates that 256 protection fields are available			
(P+F)h	4	Protection Field 1: Protection Description	119:	80	80h
(P+10)h		This field describes user-available One Time Programmable	11A:	00	00h
(P+11)h		(OTP) Protection register bytes. Some are pre-programmed	11B:	03	8 byte
(P+12)h		with device-unique serial numbers. Others are user	11C:	03	8 byte
		programmable. Bits 0–15 point to the Protection register Lock			
		byte, the section's first byte. The following bytes are factory			
		pre-programmed and user-programmable.			
		bits 0–7 = Lock/bytes Jedec-plane physical low address			
		bits 8–15 = Lock/bytes Jedec-plane physical high address			
		bits 16–23 = "n" such that 2 <sup>n</sup> = factory pre-programmed bytes			
		bits 24–31 = "n" such that 2 <sup>n</sup> = user programmable bytes			
(P+13)h	10	Protection Field 2: Protection Description	11D:	89	89h
(P+14)h		Bits 0–31 point to the Protection register physical Lock-word	11E:	00	00h
(P+15)h		address in the Jedec-plane.	11F:	00	00h
(P+16)h		Following bytes are factory or user-programmable.	120:	00	00h
(P+17)h		bits $32-39 = "n" : n = factory pgm'd groups (low byte)$	121:	00	0
(P+18)h		bits $40-47 = "n" : n = factory pgm'd groups (high byte)$	122:	00	0
(P+19)h		bits 48–55 = "n" \ 2n = factory programmable bytes/group	123:	00	0
(P+1A)h		bits $56-63 = "n" : n = user pgm'd groups (low byte)$	124:	10	16
(P+1B)h		bits 64–71 = "n" ∴ n = user pgm'd groups (high byte)	125:	00	0
(P+1C)h		bits 72–79 = "n" ∴ 2 <sup>n</sup> = user programmable bytes/group	126:	04	16

#### Table 38. Burst Read Information

Offset <sup>(1)</sup>				Hex	
P = 10Ah		(Optional flash features and commands)		Code	Value
(P+1D)h	1	Page Mode Read capability		03	8 byte
		bits 0–7 = "n" such that 2 <sup>n</sup> HEX value represents the number of read-page bytes. See offset 28h for device word width to determine page-mode data output width. 00h indicates no read page buffer.			
(P+1E)h	1	Number of synchronous mode read configuration fields that	128:	04	4
		follow. 00h indicates no burst capability.			
(P+1F)h	1	Synchronous mode read capability configuration 1 Bits 3–7 = Reserved	129:	01	4
		bits 0–2 "n" such that 2 <sup>n+1</sup> HEX value represents the maximum number of continuous synchronous reads when the device is configured for its maximum word width. A value of 07h indicates that the device is capable of continuous linear bursts that will output data until the internal burst counter reaches the end of the device's burstable address space. This field's 3-bit value can be written directly to the Read Configuration Register bits 0–2 if the device is configured for its maximum word width. See offset 28h for word width to determine the burst data output width.			
(P+20)h	1	Synchronous mode read capability configuration 2	12A:	02	8
(P+21)h	1	Synchronous mode read capability configuration 3	12B:	03	16
(P+22)h	1	Synchronous mode read capability configuration 4	12C:	07	Cont



#### Table 39. Partition and Erase Block Region Information

Offset <sup>(1)</sup>			See	See table below		
P = 10Ah		Description		Add	ress	
Bottom   Top (Optional flash features and commands)		(Optional flash features and commands)	Len	Bot	Тор	
	Number of device hardware-partition regions within the device.		1	12D:	12D:	
x = 0: a single hardware partition device (no fields follo		x = 0: a single hardware partition device (no fields follow).				
	x specifies the number of device partition regions containing					
(P+23)h	(P+23)h	one or more contiguous erase block regions.				

#### Table 40. Partition Region 1 Information (Sheet 1 of 2)

Offset <sup>(1)</sup>			See table below			
P = 10Ah		Description		Add	ress	
Bottom	Тор	(Optional flash features and commands)	Len	Bot	Тор	
(P+24)h	(P+24)h	Data size of this Parition Region Information field		12E:	12E	
(P+25)h	(P+25)h	(# addressable locations, including this field)		12F	12F	
(P+26)h	(P+26)h	Number of identical partitions within the partition region	2	130:	130:	
(P+27)h	(P+27)h			131:	131:	
(P+28)h	(P+28)h	Number of program or erase operations allowed in a partition	1	132:	132:	
		bits 0–3 = number of simultaneous Program operations				
		bits 4–7 = number of simultaneous Erase operations				
(P+29)h	(P+29)h	Simultaneous program or erase operations allowed in other partitions while a	1	133:	133:	
		partition in this region is in Program mode				
		bits 0–3 = number of simultaneous Program operations				
		bits 4–7 = number of simultaneous Erase operations				
(P+2A)h	(P+2A)h	Simultaneous program or erase operations allowed in other partitions while a	1	134:	134:	
		partition in this region is in Erase mode				
		bits 0–3 = number of simultaneous Program operations				
		bits 4–7 = number of simultaneous Erase operations				
(P+2B)h	(P+2B)h	Types of erase block regions in this Partition Region.	1	135:	135:	
		x = 0 = no erase blocking; the Partition Region erases in bulk				
		x = number of erase block regions w/ contiguous same-size				
		erase blocks. Symmetrically blocked partitions have one				
		blocking region. Partition size = (Type 1 blocks)x(Type 1				
	block sizes) + (Type 2 blocks)x(Type 2 block sizes) ++					
		(Type n blocks)x(Type n block sizes)				

August 2006 Order Number: 314749-002US Intel® P33 Flash Memory Datasheet 97 www.DataSheet4U.com



### Table 41. Partition Region 1 Information (Sheet 2 of 2)

Offset <sup>(1)</sup>			See	table b		
P = 10Ah		Description			ress	
Bottom	Тор	(Optional flash features and commands)	Len	Bot	Тор	
(P+2C)h	(P+2C)h	7.	4	136:	136:	
(P+2D)h	(P+2D)h	bits 0–15 = y, y+1 = # identical-size erase blks in a partition		137:	137:	
(P+2E)h	(P+2E)h	bits 16–31 = z, region erase block(s) size are z x 256 bytes		138:	138:	
(P+2F)h (P+30)h	(P+2F)h (P+30)h	Partition 1 (Erase Block Type 1)	2	139: 13A:	139: 13A:	
(P+31)h	(P+31)h	Block erase cycles x 1000		13A. 13B:	13A. 13B:	
(P+32)h	(P+32)h	Partition 1 (erase block Type 1) bits per cell; internal EDAC	1	13C:	13C:	
(1 132)11	(1 102)11	bits 0–3 = bits per cell in erase region	l '	150.	150.	
		bit 4 = internal EDAC used (1=yes, 0=no)				
		bits 5–7 = reserve for future use				
(P+33)h	(P+33)h		1	13D:	13D:	
( /	( /	defined in Table 10.				
		bit 0 = page-mode host reads permitted (1=yes, 0=no)				
		bit 1 = synchronous host reads permitted (1=yes, 0=no)				
		bit 2 = synchronous host writes permitted (1=yes, 0=no)				
		bits 3–7 = reserved for future use				
		Partition Region 1 (Erase Block Type 1) Programming Region Information	6			
(P+34)h	(P+34)h	bits 0–7 = x, 2 <sup>x</sup> = Programming Region aligned size ( <b>bytes</b> )		13E:	13E:	
(P+35)h	P+35)h (P+35)h bits 8–14 = Reserved; bit 15 = Legacy flash operation (ignore 0:7)			13F:	13F:	
(P+36)h	P+36)h (P+36)h bits 16–23 = y = Control Mode <b>valid</b> size in bytes			140:	140:	
(P+37)h	P+37)h (P+37)h bits 24-31 = Reserved			141:	141:	
(P+38)h	P+38)h (P+38)h bits 32-39 = z = Control Mode <b>invalid</b> size in bytes			142:	142:	
(P+39)h	(P+39)h	bits 40-46 = Reserved; bit 47 = Legacy flash operation (ignore 23:16 & 39:32)		143:	143:	
(P+3A)h	(P+3A)h	Partition Region 1 Erase Block Type 2 Information	4	144:	144:	
(P+3B)h	(P+3B)h	bits 0–15 = y, y+1 = # identical-size erase blks in a partition		145:	145:	
(P+3C)h	(P+3C)h	bits 16–31 = z, region erase block(s) size are z x 256 bytes		146:	146:	
(P+3D)h	(P+3D)h			147:	147:	
(P+3E)h	(P+3E)h	* * * *	2	148:	148:	
(P+3F)h	(P+3F)h	Block erase cycles x 1000	4	149:	149:	
(P+40)h	(P+40)h	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1	14A:	14A:	
		bits 0–3 = bits per cell in erase region bit 4 = internal EDAC used (1=yes, 0=no)				
		bits 5–7 = reserve for future use				
(P+41)h	(P+41)h		1	14B:	14B:	
( - 1 - 1 )	(E '*1)[[	defined in Table 10.	'	140.	IHD.	
		bit 0 = page-mode host reads permitted (1=yes, 0=no)				
		bit 1 = synchronous host reads permitted (1=yes, 0=no)				
		bit 2 = synchronous host writes permitted (1=yes, 0=no)				
		bits 3–7 = reserved for future use				
		Partition Region 1 (Erase Block Type 2) Programming Region Information	6			
(P+42)h	(P+42)h	bits 0–7 = x, 2^x = Programming Region aligned size ( <b>bytes</b> )		14C:	14C:	
(P+43)h	(P+43)h	bits 8–14 = Reserved; bit 15 = Legacy flash operation (ignore 0:7)		14D:	14D:	
(P+44)h	(P+44)h	bits 16–23 = y = Control Mode <b>valid</b> size in bytes		14E:	14E:	
(P+45)h	(P+45)h	bits 24-31 = Reserved		14F:	14F:	
(P+46)h	(P+46)h	bits 32-39 = z = Control Mode invalid size in bytes		150:	150:	
(P+47)h	(P+47)h	bits 40-46 = Reserved; bit 47 = Legacy flash operation (ignore 23:16 & 39:32)	<u> </u>	151:	151:	



 Table 42.
 Partition and Erase Block Region Information

Address	64-	Mbit	128-	-Mbit	256-	-Mbit
	<b>–</b> В	-T	<b>–</b> В	-T	<b>–</b> В	-T
12D:	01	01	01	01	01	01
12E:	24	24	24	24	24	24
12F:	00	00	00	00	00	00
130:	01	01	01	01	01	01
131:	00	00	00	00	00	00
132:	11	11	11	11	11	11
133:	00	00	00	00	00	00
134:	00	00	00	00	00	00
135:	02	02	02	02	02	02
136:	03	3E	03	7E	03	FE
137:	00	00	00	00	00	00
138:	80	00	80	00	80	00
139:	00	02	00	02	00	02
13A:	64	64	64	64	64	64
13B:	00	00	00	00	00	00
13C:	02	02	02	02	02	02
13D:	03	03	03	03	03	03
13E:	00	00	00	00	00	00
13F:	80	80	80	80	80	80
140:	00	00	00	00	00	00
141:	00	00	00	00	00	00
142:	00	00	00	00	00	00
143:	80	80	80	80	80	80
144:	3E	03	7E	03	FE	03
145:	00	00	00	00	00	00
146:	00	80	00	80	00	80
147:	02	00	02	00	02	00
148:	64	64	64	64	64	64
149:	00	00	00	00	00	00
14A:	02	02	02	02	02	02
14B:	03	03	03	03	03	03
14C:	00	00	00	00	00	00
14D:	80	80	80	80	80	80
14E:	00	00	00	00	00	00
14F:	00	00	00	00	00	00
150:	00	00	00	00	00	00
151:	80	80	80	80	80	80

August 2006 Order Number: 314749-002US



#### Table 43. CFI Link Information

Offset <sup>(1)</sup>	Length	Description		Hex	
P = 10Ah		(Optional flash features and commands)	Add.	Code	Value
(P+48)h	4	CFI Link Field bit definitions	152:		
(P+49)h		Bits 0-9 = Address offset (within 32Mbit segment) of referenced CFI table	153:		
(P+4A)h		Bits 10–27 = nth 32Mbit segment of referenced CFI table	154:	See table below	
(P+4B)h		Bits 28–30 = Memory Type	155:		
		Bit 31 = Another CFI Link field immediately follows			
(P+4C)h	1	CFI Link Field Quantity Subfield definitions	156:		
		Bits 0–3 = Quantity field (n such that n+1 equals quantity)			
		Bit 4 = Table & Die relative location		See table below	
		Bit 5 = Link Field & Table relative location			
		Bits 6–7 = Reserved			

Address	Disc	rete		512-	-Mbit		
	<b>–</b> B	-T	–B		_	-T	
		_	die 1 (B)	die 2 (T)	die 1 (T)	die 2 (B)	
152:	FF	FF	10	FF	10	FF	
153:	FF	FF	20	FF	20	FF	
154:	FF	FF	00	FF	00	FF	
155:	FF	FF	00	FF	00	FF	
156:	FF	FF	10	FF	10	FF	



# **Appendix D Additional Information**

Order/Document Number	Document/Tool
314750	Intel StrataFlash® Embedded Memory (P30) to Intel StrataFlash® Embedded Memory (P33) Conversion Guide Application Note 867
300783	Using Intel® Flash Memory: Asynchronous Page Mode and Synchronous Burst Mode
290667	Intel StrataFlash® Memory (J3) Datasheet
306667	Migration Guide for Intel StrataFlash® Memory (J3) to Intel StrataFlash® Embedded Memory (P30/P33) Application Note 812
290737	Intel StrataFlash® Synchronous Memory (K3/K18) Datasheet
290701	Intel® Wireless Flash Memory (W18) Datasheet
290702	Intel® Wireless Flash Memory (W30) Datasheet
252802	Intel® Flash Memory Design for a Stacked Chip Scale Package (SCSP)
298161	Intel® Flash Memory Chip Scale Package User's Guide
253418	Intel® Wireless Communications and Computing Package User's Guide
296514	Intel® Small Outline Package Guide
297833	Intel® Flash Data Integrator (Intel® FDI) User Guide
298136	Intel® Persistent Storage Manager (Intel® PSM) User Guide
306668	Migration Guide for Spansion* S29GLxxxN to Intel StrataFlash® Embedded Memory (P30/P33) Application Note 813

#### Notes:

- Please call the Intel Literature Center at (800) 548-4725 to request Intel documentation. International
- customers should contact their local Intel or distribution sales office.

  Visit Intel's World Wide Web home page at http://www.intel.com for technical documentation and 2.
- For the most current information on  ${\rm Intel}^{\circledR}$  Flash Memory, visit our website at http://www.intel.com/go/choosesmart. 3.


August 2006 Order Number: 314749-002US

Intel<sup>®</sup> P33 Flash Memory Datasheet 101 www.DataSheet4U.com



# **Appendix E Ordering Information for Discrete Products**

Figure 47. Decoder for Discrete Intel StrataFlash® Embedded Memory (P33)




**Table 44.** Valid Combinations for Discrete Products

64-Mbit	128-Mbit	256-Mbit
RC28F640P33T85	RC28F128P33T85	RC28F256P33T85
RC28F640P33B85	RC28F128P33B85	RC28F256P33B85
PC28F640P33T85	PC28F128P33T85	PC28F256P33T85
PC28F640P33B85	PC28F128P33B85	PC28F256P33B85
TE28F640P33T85	TE28F128P33T85	TE28F256P33T95
TE28F640P33B85	TE28F128P33B85	TE28F256P33B95
JS28F640P33T85	JS28F128P33T85	JS28F256P33T95
JS28F640P33B85	JS28F128P33B85	JS28F256P33B95



### **Appendix F Ordering Information for SCSP Products**

Figure 48. Decoder for SCSP Intel StrataFlash® Embedded Memory (P33)



Note: For 512-Mbit only, "B" is used for both top and bottom Parameter/Mux configurations.

#### Table 45. Valid Combinations for Dual- Die Products

64-Mbit	128-Mbit	256-Mbit	512-Mbit <sup>*</sup>
RD48F2000P0XBQ0	RD48F3000P0XBQ0	RD48F4000P0XBQ0	RD48F4400P0TBQ0
RD48F2000P0XTQ0	RD48F3000P0XTQ0	RD48F4000P0XTQ0	PF48F4400P0TBQ0
PF48F2000P0XBQ0	PF48F3000P0XBQ0	PF48F4000P0XBQ0	RC48F4400P0TB00
PF48F2000P0XTQ0	PF48F3000P0XTQ0	PF48F4000P0XTQ0	PC48F4400P0TB00
			TE48F4400P0TB00
			JS48F4400P0TB00

<sup>\*</sup> The "B" parameter is used for both "top" and "bottom" options in 512-Mbit densities.

§ §

August 2006 Order Number: 314749-002US



