82596DX - HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR
Intel Corporation
General Description
82596 AND HOST CPU INTERACTION 82596 BUS INTERFACE 82596 MEMORY ADDRESSING 82596 SYSTEM MEMORY STRUCTURE TRANSMIT AND RECEIVE MEMORY STRUCTURES TRANSMITTING FRAMES RECEIVING FRAMES 82596 NETWORK MANAGEMENT AND DIAGNOSTICS NETWORK PLANNING AND MAINTENANCE STATION DIAGNOSTICS AND SELFTEST 82586 SOFTW
Key Features
a monitor mode for network analysis In this mode the 82596DX SX can capture status bytes and update statistical counters of frames monitored on the link without transferring the contents of the frames to memory This can be done concurrently while transmitting and receiving frames destined for that station The 82596DX SX can be used in both baseband and broadband networks It can be configured for maximum network efficiency (minimum contention overhead) with networks of any length Its highly flexi.
Full PDF Text Transcription for 82596DX (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
82596DX. For precise diagrams, and layout, please refer to the original PDF.
82596DX AND 82596SX HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR Y Performs Complete CSMA CD Medium Access Control (MAC) Functions Independently of CPU IEEE 802...
View more extracted text
CD Medium Access Control (MAC) Functions Independently of CPU IEEE 802 3 (EOC) Frame Delimiting Supports Industry Standard LANs IEEE TYPE 10BASE-T (TPE) IEEE TYPE 10BASE5 (Ethernet ) IEEE TYPE 10BASE2 (Cheapernet) IEEE TYPE 1BASE5 (StarLAN) and the Proposed Standard TYPE 10BASE-F Proprietary CSMA CD Networks Up to 20 Mb s On-Chip Memory Management Automatic Buffer Chaining Buffer Reclamation after Receipt of Bad Frames Optional Save Bad Frames 32-Bit Segmented or Linear (Flat) Memory Addressing Formats 82586 Software Compatible Optimized CPU Interface 82596DX Bus Interface Optimized to Intel’s 32-Bit i386 TM DX 82596SX Bus