Datasheet4U Logo Datasheet4U.com

IS61DDPB44M18B - 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM

General Description

2Mx36 and 4Mx18 configuration available.

On-chip Delay-Locked Loop (DLL) for wide data valid window.

Common I/O read and write ports.

Synchronous pipeline read with self-timed late write operation.

Double Data Rate (DDR) interface for read and write input ports.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IS61DDPB22M36C 72Mb DDR-IIP CIO SYNCHRONOUS SRAM ISSI
IS61DDPB22M36C1 72Mb DDR-IIP CIO SYNCHRONOUS SRAM ISSI
IS61DDPB22M36C2 72Mb DDR-IIP CIO SYNCHRONOUS SRAM ISSI
IS61DDPB24M18C 72Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM ISSI
IS61DDPB24M18C1 72Mb DDR-IIP CIO SYNCHRONOUS SRAM ISSI

Other Datasheets by ISSI (now Infineon)

Part Number Description
IS61DDPB44M18B1 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM
IS61DDPB44M18B2 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM
IS61DDPB44M18A 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM
IS61DDPB44M18A1 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM
IS61DDPB44M18A2 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
IS61DDPB44M18B/B1/B2 IS61DDPB42M36B/B1/B2 4Mx18, 2Mx36 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (2.5 Cycle Read Latency) DECEMBER 2014 FEATURES DESCRIPTION  2Mx36 and 4Mx18 configuration available.  On-chip Delay-Locked Loop (DLL) for wide data valid window.  Common I/O read and write ports.  Synchronous pipeline read with self-timed late write operation.  Double Data Rate (DDR) interface for read and write input ports.  2.5 cycle read latency.  Fixed 4-bit burst for read and write operations.  Clock stop support.  Two input clocks (K and K#) for address and control registering at rising edges only.  Two echo clocks (CQ and CQ#) that are delivered simultaneously with data.  +1.8V core power supply and 1.5V to 1.8V VDDQ, used with 0.75 to 0.9V VREF.