IS61DDPB22M36C Datasheet PDF - ISSI 72Mb DDR-IIP CIO SYNCHRONOUS SRAM Specs

IS61DDPB22M36C - 72Mb DDR-IIP CIO SYNCHRONOUS SRAM

This page provides the datasheet information for the IS61DDPB22M36C, a member of the IS61DDPB24M18C 72Mb DDR-IIP CIO SYNCHRONOUS SRAM family.

Datasheet Summary

Description

at page 6 for each ODT option.

The 72Mb IS61DDPB22M36C/C1/C2 and IS61DDPB24M18 C/C1/C2 are synchronous, high-performance CMOS static random access memory (SRAM) devices.

These SRAMs have a common I/O bus.

Features

2Mx36 and 4Mx18 configuration available.
Common I/O read and write ports.
Max. 567 MHz clock for high bandwidth.
Synchronous pipeline read with self-timed late write operation.
Double Data Rate (DDR) interface for read and write input ports.
2.5 cycle read latency.
Fixed 2-bit burst for read and write operations.
Two input clocks (K and K#) for address and control registering at rising edges only.
Two echo clocks (CQ and CQ#) that are delivere.

Datasheet Details

Part number	IS61DDPB22M36C
Manufacturer	ISSI
File Size	851.41 KB
Description	72Mb DDR-IIP CIO SYNCHRONOUS SRAM
Datasheet	IS61DDPB22M36C Datasheet
Additional preview pages of the IS61DDPB22M36C datasheet.

📁 Similar Datasheet

IS61DDPB22M36 - DDR-IIP (Burst of 2) CIO Synchronous SRAMs (Integrated Silicon Solution)

IS61DDPB22M36A - 72Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB22M36A1 - 72Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB22M36A2 - 72Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB22M36B - 72Mb DDR-IIP CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB22M36B1 - 72Mb DDR-IIP CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB22M36B2 - 72Mb DDR-IIP CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB22M18A - 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB22M18A1 - 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDPB22M18A2 - 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

Full PDF Text Transcription

Click to expand full text

IS61DDPB24M18C/C1/C2 IS61DDPB22M36C/C1/C2 4Mx18, 2Mx36 72Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM (2.5 Cycle Read Latency) APRIL 2018 FEATURES  2Mx36 and 4Mx18 configuration available.  Common I/O read and write ports.  Max. 567 MHz clock for high bandwidth  Synchronous pipeline read with self-timed late write operation.  Double Data Rate (DDR) interface for read and write input ports.  2.5 cycle read latency.  Fixed 2-bit burst for read and write operations.  Two input clocks (K and K#) for address and control registering at rising edges only.  Two echo clocks (CQ and CQ#) that are delivered simultaneously with data.  +1.8V core power supply and 1.5, 1.8V VDDQ, used with 0.75, 0.9V VREF.  HSTL input and output interface.  Full data coherency.

Published: Feb 18, 2024 |